# Four-Terminal RF Phase Change Switches: Design, Optimization and Fabrication 

Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Electrical and Computer Engineering

Gregory P. Slovin

B.S., Electrical Engineering, University of Florida B.A., Economics, University of Florida
M.S., Electrical Engineering, University of Florida

Carnegie Mellon University
Pittsburgh, PA

December 2015

## Table of Contents

Acknowledgements ..... 5
Abstract ..... 7
Chapter 1: Introduction ..... 9
1.1 Motivation ..... 9
1.2 RF Switch Technologies ..... 10
1.3 Phase Change History and Physics ..... 13
1.4 RF Phase Change Switches ..... 16
1.5 Thesis Outline ..... 20
Chapter 2: Phase Change RF Switch Design Considerations and Impact on Efficacy. ..... 22
2.1 Abstract ..... 22
2.2 Introduction ..... 22
2.4 Model Setup ..... 26
2.5 Simulations of 3D Model vs. Measurement Results. ..... 30
2.6 3D Model vs. 2D Model ..... 32
2.7 Simulation Results of Design Parameter Sweep ..... 34
2.8 Summary ..... 46
Chapter 3: Phase Change RF Switch Fabrication ..... 48
3.1 Abstract ..... 48
3.2 Introduction ..... 48
3.3 Standard Switch Process Flow ..... 49
3.4 Notched Switch Process Flow. ..... 54
3.5 Low Resistivity Tungsten Heater ..... 56
3.6 AlN Barrier Layer ..... 61
3.7 Low Resistivity GeTe ..... 62
3.8 GeTe Contact Resistance ..... 65
3.9 Summary ..... 67
Chapter 4: DC Switch Characterization ..... 68
4.1 Abstract ..... 68
4.2 Introduction ..... 68
4.3 DC measurement Test Setup ..... 69
4.4 AlN Thickness Study, 105 nm vs. 170 nm ..... 70
4.5 The Effect of RF Gap ..... 77
4.6 GeTe 100 nm Thick ..... 81
4.7 AlN 200 nm Thick ..... 89
4.8 Summary ..... 91
Chapter 5: RF Switch Characterization ..... 93
5.1 Abstract ..... 93
5.2 Introduction ..... 93
5.3 One-Port S-Parameter Measurement Setup ..... 94
5.4 AlN Thickness Study, 105 nm vs. 170 nm ..... 97
5.5 The Effect of RF Gap ..... 98
5.6 Two-Port S-Parameter Measurement Setup ..... 99
5.7 GeTe 100 nm Thick ..... 103
5.8 AlN 200 nm Thick ..... 113
5.9 Switch Dimension Comparison ..... 116
5.10 Summary ..... 120
Chapter 6: Integration with RF CMOS Circuits ..... 122
6.1 Abstract ..... 122
6.2 Introduction ..... 122
6.3 Flip Chip Solder Bump Bonding Process ..... 123
6.4 LC-VCO ..... 128
6.5 3/5 GHz LNA ..... 129
6.6 Summary ..... 135
Chapter 7: Conclusions and Outlook ..... 136
7.1 Conclusions ..... 136
7.2 Future Work ..... 138
7.3 Contributions and Publications ..... 140
Appendix ..... 143
References ..... 152

## Acknowledgements

I would first like to thank my advisor, Prof. Jim Bain, for his continuous support and patience during my Ph.D research. His immense knowledge and positive thinking encouraged me even when I though all hope was lost. I would also like to thank my co-advisor, Prof. Ed Schlesinger. Although he was extremely busy, he helped me advance my research with both his knowledge and financial support. In addition, I want to express appreciation to the other committee members, Prof. Jeyanandh Paramesh and Dr. Rob Young. They continuously demonstrated a vested interest in my success and provided feedback on my research throughout the project.

I would also like to thank DARPA (Defense Advanced Research Projects Agency) as this work was supported, in part, by the Defense Advanced Research Projects Agency RF-FPGA program under contract HR0011-12-C-0095 and, in part, by an ONR DURIP equipment grant, Grant \#N000141310874. I appreciate the efforts of Prof. Jim Bain who worked to obtain funding from the ONR DURIP equipment grant to purchase the AJA sputtering chamber. That chamber was vital to the success of my Ph.D research. Without it, I could not have achieved the high quality W and GeTe that were required to build a working switch.

I would also like to thank my fellow students who I had the pleasure of working with during my time in the MISCIC and RF-FPGA project. Mohammad Noman offered many words of wisdom during the first few years of my Ph.D studies and valuable advice regarding strategies that would enable me to complete my degree. I would like to express appreciation to my office mates, Min Xu, Abhishek Sharma and Nabil El-Hinnawy for our amazing discussions on phase change and threshold switching phenomenon. In addition, I would like to thank the CMU Nanofab staff members Chris Bowman, Carsen Klien, Dr. Matt Moneck and Norm Gottorn for their help with the equipment in the cleanroom.

Last, but not least, I would like to thank my family and friends of their continuous support over this long, tortuous journey. I would like to thank my parents, Howard and Judy Slovin, for their emotional and financial support. I also appreciate the time my mom spent reading and reviewing my thesis. I would also like to thank my sister, Dr. Sara Slovin, and my girlfriend, Ms. Melody Albarran, who were continuously supportive of me.


#### Abstract

The programmability of the optical and electrical characteristics of chalcogenide PC materials using joule heating makes them useful for data storage and memory applications. This work explored the use of PC materials in RF switches. A 4-terminal RF PC switch that used a separate tungsten microheater to program the PC material was designed, optimized, fabricated and integrated with an RF CMOS circuit.

RF switches require a low ON-state resistance ( $<1 \Omega$ ) while maintaining a high ON-OFF ratio $\left(10^{4}\right)$. A low resistivity $\left(1.5 \times 10^{-6} \Omega-\mathrm{m}\right)$ PC material, GeTe , was developed to achieve an ON -state resistance of $1 \Omega$. The use of an AlN high thermal conductivity barrier layer was also introduced to improve the RF isolation and reduce the OFF-state capacitance ( $C_{\text {OFF }}$ ) to as low as 10 fF . These improvements in the materials enabled an RF switch cutoff frequency $\left(F_{C O}\right)$ of 9.6 THz .

The effects of RF gap length and AIN barrier layer thickness on the RF performance were also explored in detail. Reducing the RF gap length, from 900 nm to 400 nm , increased the $F_{C O}$ from 4.5 THz to 7.2 THz despite an increase in $C_{\text {OFF }}$ from 11.7 fF to 15.4 fF . Increasing the AlN barrier layer thickness also improved the RF performance of the switch by reducing the capacitance attributed to the presence of the heater; however, this was at the cost of increasing MPA. Measurement results showed that increasing the AlN thickness above 170 nm does not further reduce $C_{\text {OFF }}(10 \mathrm{fF})$. Therefore, increasing the AIN thickness any further only results in an increase in MPA with no additional improvement in $F_{C O}$.


These switches were also integrated with a CMOS low-noise amplifier (LNA) using a custom flip chip solder bump bonding process to allow for in-situ reconfiguration between the 3 GHz and 5 GHz modes. The gain of the $3 / 5 \mathrm{GHz}$ LNA was not significantly affected by the presence of the switch and solder bumps. It was approximately 20 dB in both modes of operation. The noise figure of the LNA in the 3 GHz mode increased from 1.9 dB to 2.85 dB due to the presence of the switch and solder bumps.

However, 0.65 dB can be attributed to the solder bumps, resulting in the switch only degrading the noise figure of the LNA by 0.3 dB .

## Chapter 1: Introduction

### 1.1 Motivation

Wireless communication is all around us, from cellular phones to satellite television, and most people come into contact with it every day. Data can be transmitted to our phones, computers, cars and televisions using radio frequencies. Specialized electronic circuits (Radio Frequency (RF) circuits) are used to transmit and receive this wireless data which allows us to perform such diverse activities as transmitting personal location information to a network of satellites to checking the scores of last night's basketball games on our smart phone while walking the dog. There are over 25 radios in the iPhone 6 that are used for various cellular bands (i.e. 3G, LTE), WiFi, GPS, Bluetooth and more. Each wireless communication standard requires its own special radio that is designed for a small band of frequencies at which that standard operates. There are 44 -frequency bands that are used for the LTE wireless standard [1]. However, the iPhone 6 from AT\&T only has the ability to operate on 16 to 20 of those bands due to the space the necessary radio occupies for each band [1]. A single narrow band RF circuit is used to for each frequency band because the incoming signals are at frequencies in the gigahertz range, only operate with a few pico-Watts of power and are at the same time being mixed with many other RF signals [1]. Due to these factors, a single wideband RF circuit cannot be used to achieve the required performance to operate at these wireless standards.

A great solution for space limitations inherent in wireless devices would be designing a switch that would work for these high frequency signals and would allow for the re-configurability of RF circuits that would otherwise not be possible. Some of these switches are already present in our smart phones, enabling the hardware to switch an antenna between transmit and receive RF circuitries. Further integration of RF switches in RF circuits would allow for reconfigurable radios that could operate at numerous frequency bands while still maintaining high performance. By combining multiple radio
standards together, a smaller form factor can be achieved, thus reducing costs [1]. Reconfigurable radios would also allow users to have access to more wireless standards that otherwise would not be possible due to space constraints. RF switches could enable mobile devices to adapt to future radio standards thereby increasing the device's lifespan [2]. RF switches have already been demonstrated in many other RF components such as a reconfigurable inductors [3], LC-VCOs (inductive-capacitive voltage controlled oscillators) [4], antennas [5], phase shifters [6], power amplifiers (PA) [7] and LNAs (low noise amplifiers) [8].

### 1.2 RF Switch Technologies

The goal of an RF switch is to allow the RF signal to pass through when the switch it is in the ON-state and block the RF signal when it is in the OFF-state. This can be done in one of three configurations: series, shunt and series shunt. In a series configuration (fig. 1.1(a)), the switching lies in the RF signal path. For a shunt configuration (fig. 1.1(b)), the switch turns on and off a shunt path to ground. When the switch is in the ON position, the RF signal is shunted to ground preventing the RF signal from propagating further. A series-shunt configuration (fig. 1.1(c)) combines both of these features to improve the RF performance. Two switches are used in conjunction to either allow the RF signal to pass through or to route the RF signal to ground.


Figure 1.1: (a) Series, (b) shunt and series-shunt configuration for RF switches

This thesis will only demonstrate switches in the series configuration. The RF switch performance can be determined by measuring the insertion loss of the switch in the ON-state and the isolation of the switch in the OFF-state. The figure of merit of RF switches is their cutoff frequency $\left(F_{C O}\right)$
using their ON-state resistance $\left(R_{O N}\right)$ and OFF-state capacitance $\left(C_{O F F}\right)$. The $\mathrm{F}_{\mathrm{CO}}$ is defined as the frequency at which the magnitude of the switch impedance in the ON -state is equal to the magnitude of the switch impedance in the OFF-state $\left(1 /\left(2 \pi \times R_{O N} \times C_{O F F}\right)\right.$. RF switches require a low $R_{O N}(<1 \Omega)$ while maintaining a high ON-OFF ratio $\left(R_{\text {OFF }} / R_{\text {ON }} \geq 10^{4}\right)$ and a low $C_{\text {OFF }}(<15 \mathrm{fF})$ for use in reconfigurable RF circuits. Some examples of working RF switch technologies are: MEMS (micro electrical-mechanical systems), PIN (p-type semiconductor, intrinsic semiconductor, n-type semiconductor) diodes, HEMTs (high electron mobility transistors), CMOS (complementary metal oxide semiconductor) and Phase Change (PC). The state of the art of each of these will be discussed below.

MEMS switches are voltage controlled and require large voltages to mechanically actuate a lever that makes mechanical and electrical contact. RF MEMS switches requires 20-80V to turn the switch on but uses little to no current while having a $C_{\text {OFF }}$ of 2-4 fF [9]. An SP3T (single poll - triple throw) has been demonstrated using a 65 V actuation voltage with insertion loss of less than 0.8 dB and isolation over 25 dB up to 20 GHz [10]. A shunt RF MEMS switch with actuation voltages of less than 15 V has been demonstrated [11]. The MEMS switch lifetime can be as high as 7 billion cycles with an insertion loss of less than 0.1 dB and 20 dB of isolation up to 40 GHz [11]. RF MEMS switches have been used to create 2 and 4-bit TTD phase shifters with an $R_{O N}$ of approximately $1 \Omega$ [6]. RF MEMS switches have also been used to tune matching networks for a multiband LNA and PA [7]. Besides the large actuation voltage required to turn the switch on, another disadvantage is their large size as RF MEMS switches are typically a few hundred microns a side.

PIN diodes have also been used as RF switches [5], [12]. They act as a current controlled variable resistor with a higher bias current, which results in a lower $R_{O N}$. AlGaAs PIN diodes in a single pole double throw (SPDT) configuration have been shown to exhibit a 0.6 dB insertion loss and over 35 dB of isolation at 40 GHz [12]. The PIN diodes require 10 mA of bias current in the ON -state and 5 V of bias in the OFF-state [12]. The AlGaAs PIN diodes can operate with up to 26 dBm of incident power [12]. PIN diodes have been used to reconfigure an annular slot antenna [5]. In this instance, two

PIN diodes were used to configure the impedance matching circuit allowing the antenna to operate at 5.2 , 5.8 and 6.4 GHz [5]. Two downsides to PIN diodes are that they need constant current whenever the switch is on and, as it is a two-terminal device, the RF signal and programing current must share the same path. This may limit where the switch can be used to reconfigure RF circuits.

HEMTs are popular choices for use as an RF switch because of they have higher mobility than traditional CMOS technology (resulting in lower $R_{O N}$ ) and they have high power handling capabilities. A GaN HEMT on SiC has been demonstrated as an RF switch in an SPDT configuration that can handle large amounts of RF power [13]. A switch designed for frequency ranges from DC- 12 GHz has 1.0 dB of insertion loss and 16 dB of isolation and can up to handle 15 W of RF power [13]. These transistors are voltage controlled and have a pinch-off voltage of -4.2 V to turn the switch off [13].

Silicon analog hardware already exists in every system platform, therefore RF silicon switches are attractive due to their monolithic integration resulting in lower assembly costs. An SPDT using series shunt CMOS switches has been tested from DC to 60 GHz at the 45 nm node [14]. The switches were fabricated on an SOI substrate, to minimize substrate coupling, allowing for an insertion loss of 1.2 dB and an isolation of 33 dB at 20 GHz [14]. One major issue with RF CMOS switches is that, in order to reduce the $R_{O N}$ of the switch to $1 \Omega$, an extremely wide device must be made. The resulting CMOS switch at the 45 nm node will have an $\mathrm{F}_{\mathrm{CO}}$ of less than 2 THz [4].

RF switches using PC (chalcogenide) material have shown promising results. These switches use the resistance change between the crystalline (low resistance) and amorphous phases (high resistance) to turn the switch on and off, respectively. An SPDT using series shunt PC switches has been demonstrated to have an insertion loss of 0.2 dB and an isolation of 38 dB [15]. Unlike the other RF switches previously discussed, PC switches are non-volatile and only require power to switch between states, not to maintain a particular state. The transformation voltages can be as high as 19 V [16], but that can be reduced by sizing the device. These switches can be designed to be 4 -terminal devices, thereby separating the control (programming) signal from the RF signal. This, in conjunction with their smaller
size ( $30 \mu \mathrm{~m}$ on a side), makes them a promising candidate for integration into RF circuits. RF PC switches have been used to reconfigure inductors [3], [17]. They have also been used to reconfigure a wide tuning range $\mathrm{LC}-\mathrm{VCO}[4]$ and a $3 / 5 \mathrm{GHz}$ LNA [8].

Fig. 1.2 shows the insertion loss and isolation data for SPDT switches using the different RF switch technologies discussed above. The PC RF switch has the lowest insertion loss compared to all switch technologies while still maintaining adequate isolation. Four-terminal RF PC switches show the most promise for integration in reconfigurable RF circuits because they are non-volatile and have a small footprint compared to the other technologies.


Figure 1.2: (a) Insertion loss and (b) isolation for SPDT switch for different RF switch technologies: MEMS [15], PIN Diode [12], GaN HEMT [13], GaAs pHEMT [15], CMOS [14] and PC [15] (adapted from [15])

### 1.3 Phase Change History and Physics

In 1968, Ovshinsky first discovered reversible electronic switching from a highly resistive state to a conductive state with the application of an electric field in an evaporated GeAsSiTe thin film [18].

These materials became known as phase change (PC) materials because they consist of an amorphous high resistivity phase and a crystalline low resistivity phase. The PC material is switched between states
through the use of heat pulses. To crystalize the PC material, a heat pulse is applied to raise its temperature above the crystallization temperature long enough to allow for the material to crystallize (fig. 1.3(a)). In order to amorphize the material, a short heat pulse is applied to melt the PC material which is then it is quickly quenched to prevent reordering of the crystal lattice (fig 1.3(b)).


PC materials also have a change in their optical properties that is associated with their shift in phase. In the crystalline phase, the material has high reflectivity, and in the amorphous phase, it has low reflectivity [19]. Optical data storage systems use PC materials in CD-RW and DVD-RW, exploiting the difference in reflectance between the crystalline and amorphous state to store data [19]. A fast, high power laser or current pulse is used to amorphize the phase change material which results in it having a
low reflectivity and high resistivity [20]. A longer, lower power laser or current pulse is used to crystalize the material which results in it having high reflectivity and low resistivity [20].

In 1986, Te-Ge-Sn-Au thin films were demonstrated for use in rewritable disk media [21]. Crystallization of the phase change material was obtained using a $1 \mu \mathrm{~s}, 2 \mathrm{~mW}$ laser pulse with the amorphization requiring a $0.2 \mu \mathrm{~s}, 6 \mathrm{~mW}$ laser pulse [21]. Laser pulses as short as 120 fs have been used to create amorphous marks in optical media that contains GeSbTe as the PC material for use in RWDVDs [22].

PC materials have also been used as resistive memory cell, where the resistance of the memory cell in the crystalline state is a " 1 " and the resistance in the amorphous state is a " 0 ". Unlike in optical media, the memory cells are not programmed by using laser pulses, but instead by passing current though the PC material and inducing joule heating [19]. When the PC material is in the amorphous phase, threshold switching is needed to allow for enough current to flow in order to cause joule heating and allow for permanent memory switching [19], [23], [24]. To aid in heating of the PC material, a heater is placed in series with the memory cell as seen in fig. 3. The PC material that transforms between the ON (low resistance) and OFF (high resistance) state is mushroom shaped just over the heater (fig. 1.4). This topology is not preferred to be used as an RF switch due to the additional series resistance of the heater. In addition, the RF signal and programing signal share the same path. The resistance of the memory cell in the ON -state is about $2 \mathrm{k} \Omega$ due in part to the additional resistance of the heater [25].


Figure 1.4: Schematic cross-section of PC memory cell (adapted from [26]), where the programmed region switches between the crystalline and amorphous state and x -PC is the phase change material that always remains in the crystalline state during cycling

Choosing an appropriate PC material for use in an RF switch is critical in determining its performance. Not only is a large $R_{\text {OFF }} / R_{\text {ON }}$ ratio ( $>10^{4}$ ) important but so is the resistivity of the material in the crystalline state. The lower the resistivity of the PC material in the crystalline state, the smaller the switch can be made, resulting in a smaller $\mathrm{C}_{\text {OFF }}$ and less power required to switch the device. GeSbTe (GST) is a common PC material used in PC memory; however, it only has a crystalline resistivity of $2 \times 10^{-4} \Omega-\mathrm{m}$. On the other hand, GeTe has been reported to have a resistivity that is almost two orders of magnitude lower [27]-[29]. This difference in resistivity results in PC memory cells having a lower ON resistance ( $30 \Omega$ vs. $2 \mathrm{k} \Omega$ for GST) that can be cycled up to $10^{5}$ times [25]. While this is not as high as GST ( $>10^{7}$ ), it still demonstrates preliminary reliability for us as an electronic switch.

### 1.4 RF Phase Change Switches

### 1.4.1 Via Style PC Switch

There are three different types of RF PC switch configurations: via style, direct heating and indirect heating. Via style RF switches have been demonstrated many times [3], [4], [17], [29], [30]. They are similar to a PC memory cell without the series heater (fig. 1.5). Via style RF switches are
popular because they are easily to fabricate and can be easily integrated into a backend CMOS process. However, these switches have two main problems: the RF and programming signal share the same path and they are difficult to fully crystalize due to filament formation [24], [29], [31]. The places where the via style switches can be used in RF circuits are limited because the RF and programming signal share the same path. Fig. 4 shows the configuration the via style switches used to reconfigure inductors in an LCVCO [4]. The programming current comes from the middle terminal using microwave (Ground-SignalGround) probes (fig. 1.5). In a fully implemented system, these probes would need to be replaced with MEMS probes. The use of transistors instead of probes to transform the PC material (drive current off 100 mA for two switches [29]) would result in at least 100 fF of additional capacitance that would degrade the RF performance of the switch. These switches are difficult to fully crystalize due to filament formation through the amorphous material [29], [31]. As discussed earlier, a threshold switching event must occur first in the amorphous region before enough current is allowed to pass through and cause enough joule heating to occur to crystalize the material [19], [23], [24]. The threshold switching event occurs at the weakest amorphous region and depends on the amorphous region's size and shape [24]. This can lead to the formation of a crystalline firmament thought the amorphous region [24], [29], [31]. However, multiple pulses can be used to fully crystalize the material [3].


### 1.4.2 Direct Heating PC Switch

A heater in direct contact with the PC material can be used to prevent the filament formation and to separate the programming path from the signal path. Carbon nanotubes have been used in direct contact with PC memory cells to reduce programming currents [32]-[34]. A 4-terminal RF switch has been demonstrated to have 0.6 dB of isolation in the ON -state and 20 dB of insertion loss at 20 GHz resulting in a 3.7 THz switch [35]. The device is set up similar to a via style switch except the RF signal propagates horizontally thought the device while the programming current travels vertically though the device. This design may still have the issue of filament formation vertically in the device, making it difficult to fully turn on. By placing the heater in direct contact with the phase change, the power required to switch the device is less than 100 mW [35]. The downside to this design is that the heater is still electrically coupled to the RF switch. This results in a shunting of the RF signal to ground though the heater. To mitigate that effect, a high resistance heater must be used. This results in larger programming voltages (16 V) [35].

### 1.4.3 Indirect Heating PC Switch

The use of indirect heating can solve many of the problems seen in via style and direct heating RF switches. A micro-heater separated by a dielectric barrier layer can be placed above or below the PC material and can be used to switch the device. The use of a $1 \mu \mathrm{~m}$ thick Pt heater on top of a lateral PC memory cell was shown to crystallize the PC material and was separated by a $\mathrm{SiO}_{x} / \mathrm{SiN}$ barrier layer [36], [37]. However, the heater had a $10 \mu$ s time constant and only reached temperatures up to $270^{\circ} \mathrm{C}$, making it impossible to turn the switch off [36], [37].


For an RF switch with an indirect heater, turning the switch off can require up to 4 W of power [38] while less than 100 mW [35] is required for a switch with a direct heater. A micro-heater is separated from a PC layer by an electrically insulating barrier layer (fig. 1.6). The heater is used to transform the PC material between the amorphous and crystalline phases. The RF signal propagates across one electrode down into the PC material and then back up to the other electrode. Enough current must flow though the micro-heater for it to reach temperatures greater than the melting temperature of $\operatorname{GeTe}\left(723{ }^{\circ} \mathrm{C}[39]\right)$. The addition of the dielectric barrier layer between the heater and the PC layer results in the heater needing to reach temperatures in excess of $1000{ }^{\circ} \mathrm{C}$ to successfully melt the phase change material. This can require power ranging between 0.5 W to 4 W , depending on the pulse length [38]. The cooling time of the system is also important for these switches. To amorphize the PC material, it must first be melted and then quickly quenched below the crystallization temperature $\left(185-200{ }^{\circ} \mathrm{C}\right.$ [27] [29]). The quench time required for the switch is dependent on the crystallization time of the PC material. It has been reported that the crystallization time for GeTe can be as fast as $16-30 \mathrm{~ns}$ [40]-[43] and is very dependent on the stoichiometry of the GeTe [41] [43]. The switches in this thesis were designed to have a cooling time (time from melting temperature to crystallization temperature) of less then 100 ns to ensure they could be amorphized.


Figure 1.7: (a) Insertion loss and (b) isolation for a 4-terminal RF PC switch in this work (blue) compared to at 12.5 THz switch in El-Hinnawy et al. [15]

The best in class 4-terminal RF switch has reported an $F_{C O}$ of $12.5 \mathrm{THz}[15]$ with an insertion loss of 0.16 dB and an isolation of -15 dB at 20 GHz [15]. This particular switch is $30 \mu \mathrm{~m}$ wide with an RF gap (fig 5) of $0.9 \mu \mathrm{~m}$ [15]. A NiCrSi micro-heater with $\mathrm{SiN}_{\mathrm{X}}$ dielectric barrier is used in this switch. This thesis seeks to improve upon this state-of-the-art switch by developing a low resistivity W microheater, AlN barrier layer and lower resistivity GeTe and then integrating these components into the switch. Fig. 6 compares the insertion loss and isolation of a 4-terminal RF PC switch from this work to El-Hinnawy et al. [15]. The insertion loss for both switches is similar while the isolation is slightly higher in this work ( 19.6 dB vs. 17.1 dB at 14 GHz ). The switch in this work is only $20 \mu \mathrm{~m}$ wide (vs. $30 \mu \mathrm{~m})$ and therefore takes less power to switch the device. Therefore, this thesis does make significant advancements to the state-of-the-art RF PC switch.

### 1.5 Thesis Outline

The rest of the thesis will discuss the details of these switch advancements. Chapter 2 will discuss how to accurately model the thermal response of the switch. It will show the effects of changing the width of the heater, RF gap length and barrier layer thickness as well the use of a notch in the PC layer to reduce the power required to switch the device. Chapter 3 will discuss the process flow used to
fabricate the switch and will detail the improvements made in the heater, barrier layer and PC material. Chapter 4 will show the DC measurement setups used to test the fabricated switches. It will compare $R_{o n}$ for different switch layouts and the respective power required for switching. The effect of AlN thickness, RF gap length heater width and switch width will all be examined. Chapter 5 discusses the RF measurement setup as well as the RF performance of the switches measured in Chapter 4. Chapter 6 will show the process used to integrate these switches with RF CMOS circuits to create an LC-VCO and a $3 / 5$ GHz LNA. It will also attempt to differentiate the effect of the solder bump boding process from the PC switch on the RF performance of the LNA. Finally, Chapter 7 will summarize all the advancements made in this thesis and what further steps can be taken to improve the performance of the switch.

# Chapter 2: Phase Change RF Switch Design Considerations and Impact on Efficacy 


#### Abstract

2.1 Abstract

In this chapter, a 3D model of a 4-terminal inline RF phase change switch is simulated and matched to measurement results. Temperature dependent thermal and electrical properties were included to insure the model's accuracy. Once the accuracy of the model was validated, a less complex 2D model was used to more quickly scan the design space and determine the effect of RF gap length, heater width and barrier layer thickness on minimum power to amorphize (MPA) and cutoff frequency $\left(F_{C O}\right)$ of the switch. From the simulation results, the RF gap has the largest impact on RF performance. Reducing the RF gap length from 900 nm to 100 nm increases the $F_{C O}$ from 15 THz to 45 THz with a $50 \%$ increase in MPA. This increase in MPA can be mitigated with the use of a notch design. The use of a notch is more efficient in reducing the MPA than increasing the RF gap length. For the same MPA, the notched switch has an $F_{C O}$ of 32 THz while increasing the RF gap results in an $F_{C O}$ of 28 THz .


### 2.2 Introduction

The ability to model and accurately simulate the electrical and thermal response of the 4-terminal RF PC switch is important in understanding the design limitations of the switch. While fabricating and testing RF switches is the only true way to determine the functionality and performance of a specific switch design, it can be a costly and time consuming processes. An accurate model and the ability quickly simulate many switch designs can be used to provide insight on how the functionality and performance of switch may change when sweeping a design space.

This chapter will discuss the design, modeling and simulation results of a 4-terminal inline RF phase change switch. The basic principles of the switch functionality will be explained followed by an explanation of the properties that were included in the model to ensure accurate results. Simulation results of a 3D model will be compared to the measurement results of a fabricated switch.

There are four design variables that affect the minimum power to amorphize (MPA), heater temperature, cutoff frequency $\left(F_{C O}\right)$ and current density in the heater which are: RF gap length, heater width, barrier layer thickness and notch depth. These specific parameters will be defined, analyzed and discussed in detail below. In addition, the effects of increasing amorphization pulse width on MPA, heater temperature and cooling time will be shown.

### 2.3 RF Phase Change Switch Design

Fig. 2.1(a) shows the basic design of the switch. A thin film resistor which acts as a heater is placed on top of an electrically insulating substrate. A dielectric barrier layer is placed between the heater and the PC material. Metal electrodes on top of the PC material are then used to define the switch. The length of the RF gap is the main determining factor of the switch resistance in the ON-state. In the ONstate (fig. 2.1(b)), the RF signal propagates though the top electrode down into the crystalline PC-material then back up to the top electrode. In the OFF-state (fig. 2.1(c)), the RF signal propagates through the top electrode, then hits the amorphous PC-material and reflects back. The heater is used to transform the switch between the two states. The heat generated in the heater must flow across the barrier layer to raise the temperature of the PC-material. The presence of the barrier layer does result in an inefficient heating of the PC-material but is necessary in order to separate the RF signal path from the programming path.

By forcing current through the heater, the PC-material in the RF-gap can be heated allowing for transformation between the crystalline ON-state and the amorphous OFF-state. The heating profiles are shown in 2.1(d), where a wide pulse (blue) is used to raise the temperature of the PC-material above the
crystallization temperature and is then held there long enough to completely crystalize the material in the RF gap. A narrow pulse (red) is used to quickly raise the temperature of the PC-material in the RF gap above the melting temperature and which is then quickly quenched to ensure the PC-material is in the amorphous state. The effect of the OFF-pulse width will be discussed later in the chapter.


Figure 2.1: (a) 3D model of 4-terminal switch, (b) 2D cross-section in the ON-state, (c) OFF-state and (d) temperature pulse profiles used for switching

The material choices for the barrier layer and the PC-material are most critical in order to maximize the performance of the switch. The resistivity of the PC-material most directly contributes to the ON -state resistance of the switch while the dielectric constant of the barrier layer most directly contributes to the OFF-state capacitance. In the electrical model of the switch (fig. 2.2), the resistance of the switch is comprised of 3 parts: the top electrodes $\left(R_{T E}\right)$, the contact resistance between the switch and the PC-material $\left(R_{c}\right)$ and the resistance of the PC-material in the RF-gap $\left(R_{P C}\right)$. The non-transformed material is in the crystalline state to assure the lowest ON-state resistance possible. Because the top electrode is a highly conductive metal such as $\mathrm{Au}, R_{T E}$ has a minimal contribution to the total resistance of
switch. By choosing a proper contact metal and maintaining a pristine interface between the top electrode and PC-material, $R_{c}$ can also be minimized which leads to $R_{P C}$ being the largest contributor to the resistance of the PC switch.

Choosing an appropriate material for the PC layer is also critical. GST is a common PC-material used in phase change memory (PCM) but has a resistivity of $5 \times 10^{-4} \Omega-\mathrm{m}$ [25]; however, GeTe has a resistivity that is over two orders of magnitude lower than GST of $3-4 \times 10^{-6} \Omega-\mathrm{m}$ [25], [29], [44], and is shown to be more suitable in RF PC-switch applications [29], [44]. A resistivity as low as $1.5 \times 10^{-6} \Omega-\mathrm{m}$ for GeTe films has been achieved in this work and will be discussed in more detail in a later chapter.


The capacitance of the switch in the OFF-state is comprised from 3 main sources: the capacitance between the traces and heater to the substrate ( $C_{T S}, C_{H S}$ ), the capacitance between the two traces $\left(C_{T T}\right)$ and the capacitance between the trace and the heater $\left(C_{T H}\right)$. By choosing an electrically insulating substrate such as sapphire, $R_{S u b}$ is large and thereby minimizes the contributions of $C_{T S}$ and $C_{T H}$ to the overall OFF-state capacitance of the switch. $C_{T T}$ is determined by the RF gap length with a longer

RF gap resulting in a lower $C_{T T}$; however, this is at the expense of $R_{P C}$ and is therefore difficult to reduce. The capacitance between the heater and the traces $C_{T H}$ is a function of the heater width as well as the thickness and dielectric constant of the barrier layer. The size effect of the heater will be discussed later in the chapter. The choice of dielectric material for the barrier layer is not as simple as choosing one with the lowest dielectric constant to minimize $C_{T H}$, because not only does the barrier layer have to electrically isolate the heater from the RF signal path but it also must allow heat to flow from the heater to the PCmaterial. Therefore, the thermal conductivity $\left(k_{t h}\right)$ of the barrier layer must also be considered. In previous examples of 4-terminal RF phase change switches [15], [16], [38], $\mathrm{SiN}_{\mathrm{x}}$ is used as the barrier layer which has a relative dielectric constant of 7 [45]. The thermal conductivity of a 160 nm of $\operatorname{SiN}_{\mathrm{x}}$ film, provided by El-Hinnawy of Northrop Grumman Electronic Systems, was measured to be $1.1 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ using the frequency domain thermal reflectance (FDTR) technique [46]. Using a material with such a low $k_{t h}$ will result in a large temperature gradient across the barrier layer thereby limiting heat flow to the PCmaterial. Using a dielectric with a higher $\mathrm{k}_{\mathrm{th}}$, such as AIN, will limit the thermal gradients across the barrier layer and may even allow the thickness of this layer to be increased far beyond what would be achievable using $\operatorname{SiN}_{\mathrm{x}}$. AlN has a slightly higher dielectric constant of 8.0-9.2 [47], but has a bulk $k_{t h}$ of $285 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ [48]. The $k_{t h}$ for sputtered AlN films has been measured to be as high as $130 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ [49]. In the model that is simulated, a more modest value of $50 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ is arbitrarily used and the simulation results are relatively insensitive for values above $10 \mathrm{w} / \mathrm{m}-\mathrm{K}$.

### 2.4 Model Setup

A 3D model of the 4-terminal inline RF phase change switch was built and simulated using COMSOL Multiphysics software. In order to simulate the thermal response of the switch, three physics modules including heat transfer, electric currents and electric circuits were used concurrently and were coupled to each other. The material properties required for the simulation were heat capacity $\left(\mathrm{C}_{\mathrm{p}}\right)$, density (rho), thermal conductivity $\left(\mathrm{k}_{\mathrm{th}}\right)$, relative permittivity $\left(\varepsilon_{\mathrm{r}}\right)$, resistivity at $300 \mathrm{~K}\left(\rho_{300}\right)$ and temperature coefficient of resistivity $(\alpha)$. Some of these values were measured while others were taken
from literature. There are a few main parameters that must be included in the model to ensure its accuracy. The measured resistivity and TCR of the W heater are required to ensure proper power dissipation during the voltage pulse across the heater. The temperature dependence of sapphire's $k_{t h}$ (fig. 2.3(a)) and $C_{p}$ (fig. 2.3(b)) is needed for the heater to reach the required temperature necessary to melt the PC-material. A thermal interface layer between the W heater and sapphire substrate is also necessary for the heater to reach the desired temperature. A thermal conductance of $200 \mathrm{MW} / \mathrm{m}^{2}-\mathrm{K}$ is used for this interface and is based on the thermal conductance of Cu and Al with sapphire, 200$300 \mathrm{MW} / \mathrm{m}^{2}-\mathrm{K}$ [50] and $90 \mathrm{MW} / \mathrm{m}^{2}-\mathrm{K}$ [51], respectively. These two metals are chosen because their Debye temperatures $(\mathrm{Cu}-343.5 \mathrm{~K}, \mathrm{Al}-428 \mathrm{~K})$ are the closest match to W Debye temperature ( 400 K ) [52].


A thermal interface layer of $200 \mathrm{MW} / \mathrm{m}^{2}-\mathrm{K}$ was also used between the AIN and sapphire; however, this did not significantly change the results. The thermal interface was kept in the model because it is known to exist despite not playing a significant factor simulation results. Temperature thermal conductivities for W and Au were also added and were based on the Wiedemann-Franz law [52] (eq. 2.1). The thermal conductivity at temperature ( $\mathrm{k}_{\mathrm{th}-\mathrm{T}}$ ) is shown in eq. 2.1, where $\mathrm{k}_{\mathrm{th}-300}$ and $\rho_{300}$ are
thermal conductivity and resistivity of the metal at room temperature, respectively. However, this does not significantly effect to outcome of the simulation.

$$
\begin{equation*}
k_{t h-T}=\frac{k_{t h-300} \times \rho_{300}}{\rho_{300}(1+\alpha \Delta T)} \tag{2.1}
\end{equation*}
$$

The material properties used for the model are shown in table 2.1. Because the fabricated devices are pulsed using a pulse generator with a $50 \Omega$ source impedance, the same set up must be modeled using the electric circuits module (fig. 2.4). This is necessary to make the appropriate correction for the reflected voltage due to the heater resistance not matching the source impedance of the pulse generator during the entire duration of the pulse. The pulse generator output is twice the applied voltage ( $V_{A p p}$ ) with a $50 \Omega$ source impendence in an attempt to deliver $V_{A p p}$ to a $50 \Omega$ load which, in this case, is the heater. However, the heater acts as a variable resistor and its resistance increases as it heats up. This results in an increasing voltage across the heater.

| Material | $\begin{aligned} & \text { Density } \\ & \left(\mathrm{kg} / \mathbf{m}^{3}\right) \end{aligned}$ | $\underset{(\mathrm{J} / \mathrm{kg}-\mathrm{K})}{\mathbf{C}_{\mathrm{p}}}$ | $\begin{gathered} \mathbf{k}_{\mathrm{th}} \\ (\mathbf{W} / \mathbf{m}-K) \end{gathered}$ | $\varepsilon_{r}$ | Resistivity $(\Omega-\mathrm{m})$ | TCR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sapphire | 3965 | fig. 2.3(b) | fig. 2.3(a) | $\begin{gathered} 8.9 \perp \mathrm{c}, \\ 11.11 \\| \mathrm{c} \\ {[55]} \\ \hline \end{gathered}$ | $10^{6}$ | 0 |
|  |  |  | $174 \times 7.2^{-8}$ |  |  |  |
| W | 19350 | 132 | $\overline{7.2^{-8}(1+.003(T-300))}$ | 1 | $7.20^{-8}$ | 0.003 |
| AlN | 3260 | 740 | 50 | 9 [47] | $10^{6}$ | 0 |
| x-GeTe | 6140 | 303 | 1 | 18 | $1.68{ }^{-6}$ | 0.004 |
| $\mathrm{a}-\mathrm{GeTe}$ | 6140 | 303 | 1 | 18 | 10 | 0 |
|  |  |  | $317 \times 3.42^{-8}$ |  |  |  |
| Au | 19300 | 129 | $\overline{3.42^{-8}(1+.0024(T-300))}$ | 1 | $3.42^{-8}$ | 0.002 |
| Cu | 8960 | 384 | 200 | 1 | $3.35^{-8}$ | 0.002 |
| $\mathrm{SiO}_{2}$ | 2200 | 730 | 1 | 3.9 | $10^{6}$ | 0 |

Table 2.1: Material properties for use in the model


To check the validity of the model parameters, the results of experimental measurements on a fabricated switch (fig. 2.5) were compared to simulations. One hundred nanosecond long amorphization pulses with increasing $V_{\text {App }}$ were applied across the heater (vertical structure in fig. 2.5(a)) while measuring the switch resistance between RF-In and RF-Out (fig. 2.5(a)). The schematic of the crosssection of the device (fig. 2.5(b)) shows the layer thicknesses, width of the heater and length of the RF gap measured from the FIB cross-section of the device (fig. 2.5(c)). The switch is $20 \mu \mathrm{~m}$ wide with a 550 nm long RF gap. The heater is $1.06 \mu \mathrm{~m}$ wide and $25 \mu \mathrm{~m}$ long with 105 nm of AlN between the heater and the GeTe .


Figure 2.5: (a) SEM image of the measured and simulated device showing the heater (vertical) and PC in the RF signal path (b) Schematic of the device cross-section (c) FIB cross-section of device

### 2.5 Simulations of 3D Model vs. Measurement Results

Fig 2.6(a) shows the measured switch resistance (blue) after subsequent 100 ns long pulses with increasing pulse power. When $V_{\text {App }}$ reaches 8.7 V ( 1.47 W applied pulse power), the resistance of the switch is $50 \mathrm{k} \Omega$ and is considered "off". The simulated temperature (red) at the top of the GeTe in the RF gap increases with applied pulse power and crosses over the melting temperature of the GeTe ( 996 K [39]) at 1.47 W , resulting in the amorphization of the GeTe . This shows that the measured minimum power to amorphize (MPA) the switch occurs when the top of the GeTe gets slightly above the melting temperature. The 1.47 W is the initial applied power based on the $V_{\text {App }}$ and the resistance of the switch at
room temperature. The heater resistance is $39.9 \Omega$ at room temperature but, as the temperature of the heater rises, the resistance increases to $120 \Omega$. Therefore, the power being delivered to the heater is decreasing once its resistance is above $50 \Omega$.


Figure 2.6: Simulated results of fabricated switch. (a) Measured switch resistance and simulated temperature of PC-material versus applied pulse power. (b) Transient temperature of heater (red) and PC-material (blue) from a 100 ns long pulse. Temperature of switch in 3D (c) and 2D cross-section (d) at 100 ns . The blue dot represents the point at which the temperature of the PC is measured and the red dot represents the point at which the temperature of the heater is measured.

Fig 2.6(b) shows the simulated temperature transient of the MPA pulse for the middle of the heater (red) and the top PC-material (blue) from a 100 ns long pulse. The PC gets slightly above 1000 K by the end of the pulse, while the heater gets slightly above 1200 K . The time it takes for the PC to move from the melting temperature ( 996 K ) to the crystallization temperature ( 200 K [29]) is less than 100 ns and is fast enough to amorphize the GeTe . The temperature of the switch at 100 ns for the MPA pulse is shown in 3D (fig. 2.6(c)) and 2D cross section (fig. 2.6(d)). Fig. 2.6(c) shows that the maximum temperature of the switch is actually at both ends of the heater where neither PC nor Au is present. The

2D cross-section (2.6(d)) shows the locations where the heater (red point) and PC (blue) temperatures are measured. It should be noted that there is almost zero temperature gradient across the thickness of the AlN barrier layer and that almost all of the temperature difference between the heater and the top of the PC is in the PC layer.

### 2.6 3D Model vs. 2D Model

Full 3D simulations are time consuming ( $>1$ hour per transient simulation) and require a significant amount of computing power. For the rest of the simulations in this chapter, 2D models using a cross-section of the device will be simulated ( $<5$ minutes per transient simulation). Because it is a 2D model, only the heat transfer physics can be used. The heater is set as the heat source in the simulation. The power, $P_{H}$, dissipated in the heater is a function of the voltage across the heater and the temperature dependent heater resistance (as shown in eq 2.2), where $V_{A p p}$ is the voltage from the pulse generator and $\Gamma$ is the reflection coefficient due to the mismatch between the source and load $\left(R_{H}\right)$ impedance. $R_{H}$ is the temperature dependent resistance of the heater (as shown in eq 2.3).

$$
\begin{gather*}
P_{H}=\frac{\left(V_{A p p}(1+\Gamma)\right)^{2}}{R_{H}}  \tag{2.2}\\
R_{H}=R_{H 0}(1+\alpha(\bar{T}-300)) \tag{2.3}
\end{gather*}
$$

$\mathrm{R}_{\mathrm{H} 0}$ is the initial resistance of the heater based on its width, length ( $25 \mu \mathrm{~m}$ ), thickness ( 50 nm ) and the resistivity of the W. $\bar{T}$ is the average temperature of the heater in kelvin and $\alpha$ is the measured TCR of W. $R_{H}$ is also used to calculate $\Gamma$ (as shown in eq. 2.4). $R_{S}$ is the source impedance of the pulse generator ( $50 \Omega$ ) and $R_{H C}$ is the resistance of the heater leads and is estimated to be $6 \Omega$. The average temperature of heater, $\bar{T}$, is used to calculate the $\mathrm{R}_{\mathrm{H}}$, because this is the only way it can be implemented in the model. Calculating the average resistance of the heater based on the temperature at each point in the heater is not
possible using a 2D model. The uses of $\bar{T}$ is shown to be an adequate approximation due to its match to the 3D model.

$$
\begin{equation*}
\Gamma=\frac{R_{H}-\left(R_{S}+R_{H C}\right)}{R_{H}+R_{S}+R_{H C}} \tag{2.4}
\end{equation*}
$$

A 2D model of the switch in fig 2.5 was simulated with the same $V_{A p p}$ of 8.7 V for a 100 ns long pulse and compared to the 3D simulation (fig. 2.7). The heater reaches nearly the same temperature (center point) for both the 3D and 2D simulations while the PC temperature is about 30 K higher in 2D than in 3D. This difference is most likely a result of the out of plane heat flow that is missing in the 2D simulation. The cooling times for both simulations are identical and the 2D simulation is accurate enough to be used for the remaining simulations in this chapter. The following simulations are intended to demonstrate the effects of adjusting the following variables: RF gap length, heater width, barrier layer thickness, use of a notch in the PC-material and amorphization pulse length. They are not intended to predict the outcome of a specific fabricated switch.


Figure 2.7: Transient temperature of the heater (red) and PC-material (blue) from a 100 ns pulse for both 3D (solid) and 2D (dashed) simulations

### 2.7 Simulation Results of Design Parameter Sweep

### 2.7.1 RF Gap Length

The RF gap is the distance between the two electrodes on top of the PC-material (fig 2.8). As previously discussed, the length of this gap most directly contributes to the ON-state resistance of the switch. However, the top electrodes are made from Au and are thermally conductive, thereby creating a shunt path to thermal ground. This shunt path becomes smaller as the RF gap shrinks, making it difficult to melt the PC-material in the gap. A 2D model (fig. 2.8) was simulated while changing the RF gap length from 100 nm to 900 nm long using 100 nm increments. The MPA was found by increasing applied pulse power until the top of the PC-material in the RF gap reached the melting temperature ( 996 K ) by the end of a 100 ns long amorphization pulse.


As expected, the MPA of the device decreases with increasing RF gap length (fig. 2.9(a)). However, the trend is not linear. Increasing the length past 500 nm does not decrease the MPA significantly. The temperature of the heater at the end of the 100 ns long MPA pulse (fig. 2.9 (b)) also decreases as the RF gap length increases and flattens out at about 1200 K . These two results show that
when the RF gap is small, the top electrodes create larger thermal gradients in the PC-material thereby requiring more power to be generated in the heater to melt the top of the PC-material. However, there will always be a 200 K difference between the heater temperature and the top of the PC because of the thermal gradients present in PC layer.

The $F_{C O}$ (fig. 2.9(c)(circles)) decreases with increasing gap length due to the increase in ON-state resistance ( $R_{O N}$ ). The OFF-state capacitance ( $C_{O F F}$ ) decreases slightly with increasing gap length, but the increase in $R_{O N}$ dominates the $F_{C O}$. The 2D-simulation does not take into account any fringing capacitance that may be present between the pads. When 5 fF of fringing capacitance is added (squares), the $F_{C O}$ decreases by over 14 THz for a 100 nm gap. When $0.25 \Omega$ of contact resistance is also included with the fringing capacitance (triangles), the $F_{C O}$ decreases even more dramatically at shorter RF gaps. These assumptions for fringing capacitance and contact resistances are based on measured results from fabricated devices and will be discussed in the later chapters.

The current density in the heater at 100 ns from the MPA pulse (fig. 2.9(c)) is not significantly affected by RF gap length and reduces by less than $10 \%$ when gap length is increased from 100 nm to 900 nm . Minimizing the heater temperature and current density can prolong the lifetime of the heater if electromigration is one of the heater's failure mechanisms [56].


Figure 2.9: (a) MPA, (b) heater temperature, (c) $F_{C O}, F_{C O}$ including 5fF of fringe capacitance, $F_{C O}$ including 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance, and (d) current density in heater at temperature vs RF Gap using a 2D simulation

### 2.7.2 Heater Width

A 2D model was built to simulate the effect of changes in heater width (fig 2.10) while the RF gap length was held constant at 500 nm . A 50 nm thick heater was used on a sapphire substrate with a 100 nm thick AlN barrier layer and 50 nm of GeTe . The MPA (fig. 2.11(a)) increased with heater width.

Due to the increase in contact area between the heater and substrate, an increase in power is needed to reach the target temperature because the thermal resistance to ground decreased. As expected, the temperature of the heater remains constant at MPA (fig. 2.11(b)) and, therefore, no additional thermal
gradients are present in the PC-material due to an increase in heater width. The results in fig 2.11(a) suggest that even heaters with sub-micron widths would still require 1.4 W to amorphize the PC-material. The MPA increases at 0.45 W per micron of heater width.


The $F_{C O}$ decreases with increasing heater width (fig. 2.11(c)) from 20 THz at $1 \mu \mathrm{~m}$ to 10 THz at $3 \mu \mathrm{~m}$. The decrease in $F_{C O}$ is a result of increasing $C_{O F F}$ as $R_{O N}$ remains constant with changes in heater width. The increase in $C_{T H}$ (fig. 2.2) is due to the increase in overlap area between the heater and the top electrode. As expected, the $F_{C O}$ with 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance becomes less dependent on heater width.

The current density in the heater at temperature decreases with heater width (fig. 2.11(d)); however, after $2 \mu \mathrm{~m}$ the decrease is not significant. Increasing the heater width does not improve performance in any way. The only reason to increase the width of the heater is to reduce the current density if the durability of the heater is in question. However, there are more efficient ways to improve the heater durability than by making the heater wider, such as using switches in parallel to make the heater shorter in length.


Figure 2.11: (a) MPA, (b) heater temperature, (c) $F_{C O}, F_{C O}$ including 5fF of fringe capacitance, $F_{C O}$ including 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance, and (d) current density in heater at temperature vs RF Gap using a 2D simulation

### 2.7.3 Notch Design

Without considering the effects of fringing capacitance and contact resistance, the highest performing simulated switch has $F_{C O}$ of 45 THz and has a $1 \mu \mathrm{~m}$ wide heater with a 100 nm long RF gap. However, it has the highest MPA and requires over 2 W to melt the PC-material. The smallest RF gap also requires the heater to reach a temperature of almost 1500 K . In an effort to reduce the MPA, a notch can be made into the PC layer to limit the effect of the electrodes on shunting the heat flow. The notch is created by having a thicker PC layer and patterning the RF gap into the PC until it is 50 nm thick (fig. 2.12). The extra PC-material has a thermal conductivity of $1 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ while still being electrically
conductive, which thereby allows the increased thermal gradients caused by the electrodes to be reduced in the PC-material under the notch. This reduces the MPA (fig 2.13(a)) and the temperature the heater (fig 2.13(b)) must achieve to melt the PC-material. As the notch depth increases, the MPA reduces from 2 W down to 1.5 W .


The $F_{C O}$ also decreases with increasing notch depth (fig 2.13(c)). $\mathrm{R}_{\mathrm{ON}}$ increases because the current flows through on-state PC material down to the notch, which results in the $F_{C O}$ decreasing from 45 THz down to 32 THz . The decrease in $F_{C O}$ is larger than the reduction in MPA, thus making the tradeoff seemingly unnecessary. However, the addition of any fringing capacitance or contact resistance results in the $F_{C O}$ being less affected by notch depth. This results in the notch having some benefit. The MPA decreases by $25 \%$ while the FCO with 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance only reduces by $10 \%$.

The current density in the heater decreases with increasing notch depth (fig 2.13(c)). However, this decrease is minimal and, even at a notch depth of 100 nm , is only reduced by less then $10 \%$. The higher current density along with the higher heater temperature may reduce heater reliability and must be considered if heater durability is in question.


Figure 2.13: (a) MPA, (b) heater temperature, (c) $F_{C O}, F_{C O}$ including 5fF of fringe capacitance, $F_{C O}$ including 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance, and (d) current density in heater at temperature vs notch depth using a 2D simulation, (e) schematic of notch dimensions

### 2.7.4 Barrier Layer Thickness

As previously discussed, the barrier layer between the heater and PC-material plays an important role in the performance of the switch. The barrier layer is needed to electrically isolate the RF signal path from the programming path while thermally connecting the heater to the PC material. AlN was chosen as the material for the barrier layer because it is thermally conductive while still being an electrical insulator. To further isolate the heater from the RF signal path, the barrier layer thickness can be increased. However, increasing the thickness of the barrier layer does have its consequences. A 2D model was simulated (fig. 2.14) to determine the effect of increasing the thickness of the AlN. The heater width and RF gap length remained constant at $1 \mu \mathrm{~m}$ and 500 nm , respectively.


As expected, the MPA increased with increasing AlN thickness (fig. 2.15(a)). However, not all of the increase in the power required to melt the top of the PC-material can be attributed to the additional thermal resistance between the heater and PC-material. The additional heat capacitance also contributes to the increase in MPA. The total volume that must be heated increases with thicker AIN layers, thereby increasing the thermal heat capacitance. Because MPA pulses are only 100 ns long, the increase in heat
capacitance reduces the speed at which the volume surrounding the heater increases in temperature. To overcome this, more power is needed to address the increase in heat capacitance. By using AlN as the barrier layer instead of $\mathrm{SiN}_{\mathrm{x}}$ or $\mathrm{SiO}_{2}$, the increase in MPA resulting from increased barrier layer thickness is reduced. The MPA only increases by $1 / 3 \mathrm{~W}$ per 100 nm of additional AlN.

The heater temperature increases slightly with increasing AlN thickness (fig. 2.15(b)), but the difference in temperature between the heater and the top of the PC-material only increases from 200 K to 250 K . This small increase further supports the claim that the rise in MPA is due mostly to the increase in heat capacity and not to the thermal resistance from the additional AlN thickness.

The $F_{C O}$ increases with AlN thickness (fig. 2.15(c)) from 20 THz to 28 THz due to the reduction in $C_{\text {OFF. }}$. An increase of almost $50 \%$ in $F_{C O}$ resulted in only a $33 \%$ increase in MPA. However, the reduction in $C_{\text {OFF }}$ due to increasing the AIN thickness begins to saturate after 250 nm , resulting in a maximum $F_{C O}$ of 35 THz . Therefore, increasing the thickness of AlN past a certain point affects the MPA more than the $F_{C O}$. The maximum $F_{C O} /$ MPA ratio occurs at 175 nm of AlN, making it the optimal thickness for the barrier layer. The addition of fringing capacitance and contact resistance diminishes the advantage of increasing the thickness of AlN. The gain in $F_{C O}$ drops from $50 \%$ down to $20 \%$, thus making it lower than the increase in MPA. Therefore, 100 nm of AlN is the ideal thickness for the barrier layer.


Figure 2.15: (a) MPA, (b) heater temperature, (c) $F_{C O}, F_{C O}$ including 5 fF of fringe capacitance, $F_{C O}$ including 5 fF of fringe capacitance and $0.25 \Omega$ of contact resistance, and (d) current density in heater at temperature vs AIN thickness using a 2D simulation

The current density in the heater increases slightly with increasing AlN thickness (fig. 2.15(b)). The increase in current density corresponds to the increase in MPA. However, the current density only increases by $10 \%$. If the durability of the heater is in question, then this increase in current density may limit the thickness of the barrier layer that can be used in the switch.

### 2.7.5 The Effect of Pulse Length on MPA

The length of the amorphization pulse is not fixed. For the previous simulations, it was held constant at 100 ns in duration; however, increasing the length of the pulse can reduce the voltage required
to amorphize the switch [16] as well as the MPA. A 2D model of a standard switch (fig. 2.16) with a $1 \mu \mathrm{~m}$ wide heater, 100 nm of AIN and a 500 nm long RF gap is simulated using different amorphization pulse lengths ranging from 50 ns to $1 \mu$ s.


Figure 2.16: Schematic of the device cross-section for study on the effect of amorphous pulse length

As the pulse length increases, the MPA decreases (fig. 2.17(a)) significantly down to 0.8 W for a $1 \mu$ s long pulse. However, going beyond that pulse length does not result in a significant reduction in MPA. The heater temperature also decreases as a result of longer pulses (fig. 2.17(b)). The reduction in MPA and heater temperature is due to the heat capacity of the system becoming less of a determinant for longer pulses. However, increasing the pulse length does lead to an increased volume in the device being heated. Fig. 2.17(c) shows the how deep the 473 K (crystallization temperature) contour line goes into the sapphire substrate. As the pulse width increases, the penetration depth into the substrate gets longer and does not plateau. This increase in penetration depth and heated volume leads to an increase in cooling time of the PC-material at the top of the switch (fig. 2.17(d)) which could lead to the inability to quench the molten PC-material quickly enough for it to become amorphous. If the crystallization time is shorter then cooling time, the switch will never be able to turn off. Therefore, the MPA can only be reduced up to a certain point.


Figure 2.17: (a) MPA, (b) heater temperature, (c) penetration depth of 473 K contour line, and (d) cooling time from melting temperature to crystallization temperature vs amorphous pulse length using a 2D simulation

Fig. 2.18: shows the thermal contours for 996 K (red) and 473 K (blue) at the end of the MPA pulse for each pulse length. The area inside the red contour lines is hot enough to melt the PC-material and needs to be cooled below the crystallization temperature ( 473 K ). The area inside the blue contour lines is above the crystallization temperature and represents the increased volume into the substrate that must be cooled. This suggests that if the crystallization time of the PC-material is faster than the cooling time, a shorter pulse with more power may be used to turn the switch off if longer pulses cannot do so. Crystallization times of less than 150 ns are assumed to be fast enough for this work.


Figure 2.18: Thermal contours of the melting temperature of GeTe (red) and the crystallization temperature of GeTe (blue) into the sapphire substrate at MPA with increasing pulse length

### 2.8 Summary

There are many factors to consider when designing, modeling and simulating a 4-terminal inline RF phase change switch. The choice of PC-material and material for the barrier layer is critical for maximizing the performance of the switch. In this work, GeTe was chosen as the PC-material because of its low resistivity in the ON -state ( $1.68 \mu \Omega-\mathrm{m}$ ) and AlN was chosen for the barrier layer due to its high thermal conductivity $(285 \mathrm{~W} / \mathrm{m}-\mathrm{K})$ as compared to other dielectrics such as $\operatorname{SiN}_{\mathrm{X}}$.

Including the temperature dependence of sapphire's thermal conductivity and heat capacity as well as a thermal interface between the W heater and sapphire substrate was necessary to ensure the model's accuracy. The use of 2D models could be substituted for larger 3D models to save on computing power without sacrificing simulation accuracy. The heat of fusion of GeTe was not included in the simulation results due to its difficulty to implement in the model. The heat of fusion increases the required energy to melt the GeTe and as a result the simulated MPAs reported underestimates the actual power required to amorphize the GeTe . However, the volume of GeTe that is melted only accounts for
$10 \%$ of the total heated volume, and thus the heat of fusion will only increase the simulated MPA by $10 \%$.

When designing a 4-terminal inline RF phase change switch, there are three main design points that must be considered. RF gap length, the use of a notch and the thickness of the AlN barrier layer all trade off power for increased performance. Minimizing the heater width not only improves performance but also reduces power consumption. Therefore, using the narrowest heater is ideal unless it reduces heater reliability. If there is not any limitation on power, a switch with a short RF gap and thick AIN layer would yield the best performance. Even when considering power, an RF gap of 100 nm has the highest $F_{C O} /$ MPA ratio for all the devices simulated. When 5 fF of fringe capacitance is added, a 100 nm RF gap still has the highest $F_{C O} / \mathrm{MPA}$ ratio. However, when $0.25 \Omega$ of contact resistance is also included, the use of a 100 nm deep notch with a 100 nm RF gap results in the highest $F_{C O} /$ MPA ratio. All of these conclusions are based upon a $20 \mu \mathrm{~m}$ wide switch and would vary slightly for switches of different widths. While contact resistance would scale with the switch width, the fringe capacitance would not.

The advantage of a notch is apparent for situations in which there is fringing capacitance and contact resistance. However, in the other cases it may seem to add unnecessary complexity. If the design was limited by having only 1.6 W of available power, a switch with either 300 nm long RF gap with no notch or one with a 100 nm long RF gap and 100 nm notch could be used. The switch with a 300 nm RF gap would have an $F_{C O}$ of 27.5 THz , while the switch with the notch would have an $F_{C O}$ of 32.5 THz . Even with the addition of fringing capacitance and contact resistance, the switch with the notch would always have a higher $F_{C O}$. Therefore, the use of a notch can reduce power without sacrificing as much performance as would be incurred by increasing the RF gap length.

# Chapter 3: Phase Change RF Switch Fabrication 

### 3.1 Abstract

Manipulating the device design is important in maximizing switch performance, but it can only go so far. Improving the materials used in the switch allows for additional improvements in performance that cannot be achieved by just reducing the RF gap length or heater width. In this chapter, three major contributions to the materials used in the switch are detailed. The introduction of a low resistivity W heater ( $75 \mathrm{n} \Omega-\mathrm{m}$ ), high-thermal conductivity barrier layer ( $\sim 50 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ ) and lowest demonstrated GeTe resistivity $(1.5 \mu \Omega-\mathrm{m})$ result in the $F_{C O} / \mathrm{MPA}$ ratio doubling from $7.8 \mathrm{THz} / \mathrm{W}$ to $15.6 \mathrm{THz} / \mathrm{W}$ when compared to the materials used in the current state-of-the-art PC switch [15].

### 3.2 Introduction

Improving the electrical and thermal properties of the switch are important to further increase its performance. The current state-of the-art RF PC switch [15] uses a high resistivity NiCrSi heater $(1500 \mathrm{n} \Omega-\mathrm{m})$, low thermal conductivity $\operatorname{SiN}_{\mathrm{x}}$ barrier layer ( $\sim 1 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ ) and has a GeTe resistivity of $3.6 \mu \Omega-\mathrm{m}$. Reducing the GeTe resistivity has the most direct impact on RF performance. The use of a higher thermal conductivity barrier layer such as AIN would allow for a reduction in MPA while reducing OFF-state capacitance. Changing the heater material used from NiCrSi to W allows for reduction in actuation voltage due to a reduction in resistivity.

This chapter will discuss the fabrication process of a standard 4-terminal inline RF phase change switch as well as one with a notch. In addition, three major advancements in materials used over prior works will also be discussed: W heaters, an AlN barrier layer and low resistivity GeTe .

### 3.3 Standard Switch Process Flow

Fig. 3.1 shows the process flow for a standard switch. As discussed in the previous chapter, the switch is built on a sapphire substrate. To prepare it for the first layer, the sapphire substrate it is placed in a beaker of acetone and sonicated for 10 minutes. It is then rinsed with acetone and isopropyl alcohol (IPA). The substrate is cleaned in the $\mathrm{O}_{2}$ plasma asher for 1 minute to remove any organic residue that might remain.


The sapphire substrate is then heated and maintained at $850^{\circ} \mathrm{C}$ while W is deposited using DC magnetron sputtering for 1800 seconds yielding approximately 70 nm of W . Once the deposition is complete, the substrate is allowed to cool to about $40^{\circ} \mathrm{C}$ inside the vacuum chamber. The sample is then patterned using $1 \mu \mathrm{~m}$ of photoresist. It is necessary to use a 10 minute Hexamethyldisilazane (HMDS)
vapor prime on the sample prior to spin coating it with photoresist. The HMDS vapor prime is required for the photoresist to adhere to the W film and prevent alignment marks from washing away during development. The W is etched using a $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$ gas chemistry in a parallel plate reactive ion etcher (RIE). The photoresist is removed by a thorough cleaning in the $\mathrm{O}_{2}$ plasma asher for 3 minutes followed by a 10 minute sonication in acetone. This process ensures that no photoresist residue remains on the heaters.

After the heaters are patterned, the next step is to deposit the $100-200 \mathrm{~nm}$ thick AlN barrier layer. The surface of the sample is first cleaned using a 1 minute sputtered etch. Then AlN is reactively sputtered from Al targets in a nitrogen rich environment using an S-Gun configuration [57]. Two doughnut shaped Al targets sputtered using AC magnetron sputtering ( 40 kHz ) are used to prevent the disappearing anode effect that is present in DC reactive sputtering. The sputtering environment is $\mathrm{N}_{2}$ rich which causes "poisoning" of the Al target where the AlN is being formed on its surface and then sputtered off onto the substrate. As a result of this sputtering process, polycrystalline AIN is deposited on the sample.

After the deposition of the AlN barrier layer, a $50-100 \mathrm{~nm}$ thick phase change layer is deposited. The PC-material is co-sputtered from elemental Ge and Te targets. The Ge uses DC magnetron sputtering while the Te uses RF magnetron sputtering. RF magnetron sputtering is used for Te to reduce the sputtering rate to one similar to that of Ge . The sputtering conditions used are critical in minimizing the resistivity of the GeTe and will be discussed later in the chapter. Before the deposition takes place, the substrate is heated to $160^{\circ} \mathrm{C}$. A 1 minute sputter etch is performed to clean the surface of the sample. After the sputter etch is completed, the GeTe is then deposited. The sample remains in the vacuum chamber to cool down before it is removed. The deposition temperature of $160^{\circ} \mathrm{C}$ was experimentally determined and will be discussed in further detail later in the chapter. A $1 \mu \mathrm{~m}$ thick photoresist layer is used to pattern the GeTe . The photoresist also has difficulty adhering to the GeTe and, therefore, a 10 minute HMDS vapor prime is required before the sample is coated the photoresist. The GeTe is
etched using an $\mathrm{Ar}^{+}$ion mill. After ion milling, the surface of the photoresist becomes hard and is difficult to remove. Therefore, it is necessary to first to thoroughly clean it in the $\mathrm{O}_{2}$ plasma asher for 3 minutes followed by a 10 minute sonication in acetone to remove the photoresist.

Once the GeTe is patterned, the Au contacts are created using a lift-off process. This layer uses electron beam lithography to pattern the area where Au contacts are to be deposited. A $1 \mu \mathrm{~m}$ thick PMMA A7 ebeam-resist is spin coated onto the sample. Because the sapphire substrate is electrically insulating, a thin 10 nm layer of Al is deposited on top of the resist to minimize charging. The patterns are written using a 30 kV beam voltage with a beam current between $25-30 \mathrm{pA}$. The resist is exposed with a dose of $300 \mu \mathrm{C} / \mathrm{cm}^{2}$. After the exposure of all of the devices is completed, the Al layer on top of the resist is removed by dipping the sample in diluted AZ400K developer solution for 30 seconds. Once the Al layer is removed, the resist can be developed using a 1:3 MIBK/IPA solution for 1 minute followed by a dip in IPA for 15 seconds. Next, a low power 2 minute descum in the $\mathrm{O}_{2}$ plasma asher is conducted to remove any residual ebeam resist that maybe present in the contact windows. The sample is then placed in the vacuum chamber where the sample surface is sputter etched for 3 minutes before the metallization is deposited. After the sputter etch, 10 nm of W is deposited using DC magnetron sputtering followed immediately by 130 nm of Au , also using DC magnetron sputtering. Once the deposition is completed, the sample is the sonicated in acetone for 10 minutes or until all of the $\mathrm{W} / \mathrm{Au}$ metal is lifted off.

The next step is to deposit a 100 nm thick protective $\mathrm{SiO}_{2}$ layer over the entire sample. This layer is needed to protect the GeTe in the RF gap from being etched when the Cu seed layer is removed after electroplating the pads and traces. The $\mathrm{SiO}_{2}$ layer is deposited using RF magnetron sputtering. A $1 \mu \mathrm{~m}$ thick photoresist is spun onto the sample and the vias are exposed over the Au contacts. Vias in the $\mathrm{SiO}_{2}$ are etched using a $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$ gas chemistry in a parallel plate RIE. The photoresist is then removed.

In order to make electrical contact to the heater pads, vias are etched into the AlN barrier layer. A $1 \mu \mathrm{~m}$ thick photoresist is spun onto the sample and the vias are exposed over the W heater pads. The

AlN is etched using an inductively coupled plasma (ICP) RIE. The gas chemistry used for the etch is $25 \% \mathrm{Cl}_{2}, 5 \% \mathrm{BCl}_{3}$ and $70 \% \mathrm{Ar}$. After the etch is completed, the photoresist is removed using a thorough clean in the $\mathrm{O}_{2}$ plasma asher for 3 minutes followed by a 10 minute sonication in acetone.

After the vias are etched in the $\mathrm{SiO}_{2}$ and AlN , the seed layer for electroplating the pads and traces is deposited. First, the sample is sputter etched for 5 minutes to ensure good electrical contact to the Au. Then, 10 nm of Ta followed by 100 nm of Cu are deposited using DC magnetron sputtering. Next, $2 \mu \mathrm{~m}$ of photoresist is spun onto the sample and the pads and traces are exposed. A low power 2 minute descum in the $\mathrm{O}_{2}$ plasma asher is used to remove any residual photoresist that maybe present on the exposed Cu seed layer. The sample is then placed in a Cu electroplating bath. Using a pulsed power supply, with 15 ms of forward current and 1 ms of reverse current per pulse, for 20 minutes results in $2 \mu \mathrm{~m}$ of plated Cu . Once the plating is completed, the photoresist is stripped and the $\mathrm{Cu} / \mathrm{Ta}$ seed layer is removed using an $\mathrm{Ar}^{+}$ion mill.


Figure 3.2: (a) Plane view of fabricated switch (b) cross-section of fabricated switch

The next step is to deposit a 100 nm thick $\mathrm{SiO}_{2}$ protective layer over the sample using RF magnetron sputtering. A $1 \mu \mathrm{~m}$ thick photoresist is spun onto the sample and the vias are exposed over the plated Cu pads. Vias in the $\mathrm{SiO}_{2}$ are etched using a $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$ gas chemistry in a parallel plate (RIE) and the photoresist is then removed. A finished device and its cross-section are shown in fig. 3.2. A W heater runs vertically in fig. 3.2(a) directly on the sapphire substrate (fig. 3.2(b)). A 100 nm thick AlN barrier layer separates the W heater and GeTe (fig. 3.2(b)). The RF gap (fig. 3.2(a)) is defined by the space between the Au contacts onto of the GeTe as seen in fig. 3.2(b).


### 3.4 Notched Switch Process Flow

The initial steps of the process flow for fabricating a 4-terminal inline RF phase change switch with a notch are the same as those for the standard switch for the heater and barrier layers (fig. 3.3). The patterning of the RF gap and notch are the last steps in the process. The sapphire substrate is cleaned and prepared in the same way as the standard switch. A 70 nm W film is deposited at $850^{\circ} \mathrm{C}$ and the heaters are patterned using a $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$ gas chemistry in the RIE. Next, the sample is sputter etched for 1 minute before $100-200 \mathrm{~nm}$ of AIN is deposited on the sample.

After the AlN barrier layer is deposited, a film stack of $\mathrm{GeTe}, \mathrm{W}$ and Au is deposited without the sample breaking vacuum. This is done by first heating the substrate to $160^{\circ} \mathrm{C}$ and cleaning the sample surface with a 1 minute sputter etch. After the sputter etch, 150 nm of GeTe is sputtered using the same co-sputtering technique as discussed earlier followed by 10 nm of W and 130 nm of Au. By depositing the entire stack without the sample breaking vacuum, a pristine interface is present between the GeTe layer and contact metal. This helps minimize any contact resistance $\left(R_{P C}\right)$ at this interface due to contamination. The whole stack is patterned by spin coating $1 \mu \mathrm{~m}$ of photoresist and etching it in an $\mathrm{Ar}^{+}$ ion mill. The photoresist is removed using a thorough clean in the $\mathrm{O}_{2}$ plasma asher for 3 minutes followed by a 10 minute sonication in acetone to ensure no photoresist residue remains.

Once the film stack is patterned and etched, the vias in the AIN barrier layer also must be etched in order to make electrical contact to the heater pads. A $1 \mu \mathrm{~m}$ thick photoresist is spun onto the sample and the vias are exposed over the W heater pads. The AlN is etched using same ICP RIE recipe used in the standard switch. The photoresist is removed using a thorough clean in the $\mathrm{O}_{2}$ plasma asher for 3 minutes followed by a 10 minute sonication in acetone.

After the vias in the AlN are made, the surface of the sample is sputter etched for 5 minutes before the $\mathrm{Ta} / \mathrm{Cu}$ seed layer is deposited. The traces and pads are patterned using $2 \mu \mathrm{~m}$ of photoresist
followed by $2 \mu \mathrm{~m}$ of plated Cu . The photoresist is stripped and the $\mathrm{Ta} / \mathrm{Cu}$ seed layer is removed using an $\mathrm{Ar}^{+}$ion mill.

The next step is to define the RF gap and etch the notch in the GeTe. The RF gap is patterned using e-beam lithography. A 200 nm thick ebeam resist layer is spun onto the sample using PMMA A2. A 10 nm thick layer of Al is deposited on top of the ebeam resist to prevent charging in the SEM. A 100 nm wide line is patterned along the length of the heater using a $700 \mu \mathrm{C} / \mathrm{cm}^{2}$ dose and the same ebeam conditions described earlier. After all of the devices are exposed, the Al is dissolved using diluted AZ400K and then developed in MIBK/IPA 1:3 for 60 seconds followed by a 15 second dip in IPA. Once the RF gap is patterned, an $\mathrm{Ar}^{+}$ion mill is used to etch through the Au , W and into the GeTe until only 50 nm remain. The ebeam resist is then removed by sonicating the sample in acetone for 10 minutes.

The final step is to deposit 200 nm of $\mathrm{SiO}_{2}$ as a protective layer and then etch vias down to the pads. The $\mathrm{SiO}_{2}$ is deposited using RF magnetron sputtering. A $1 \mu \mathrm{~m}$ thick photoresist layer is spun onto the sample and vias are exposed and developed over the Cu pads. Vias in the $\mathrm{SiO}_{2}$ are etched using a $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$ gas chemistry in a parallel plate RIE. The photoresist is then removed. A finished notched device and its cross-section are shown in fig. 3.4.


### 3.5 Low Resistivity Tungsten Heater

Depositing the W at an elevated temperature is critical to reducing the resistivity of W [58], [59].
To assess the required temperature and the role of temperature in determining resistivity, three W films were sputtered on c -axis sapphire substrates with one at each of the following temperatures: room temperature $\left(25^{\circ} \mathrm{C}\right), 400^{\circ} \mathrm{C}$ and $850^{\circ} \mathrm{C}$. The $400^{\circ} \mathrm{C}$ temperature was chosen because it is slightly less than the maximum post-processing temperature for CMOS wafers $\left(450-575^{\circ} \mathrm{C}\right)$ [60], [61]. The $850^{\circ} \mathrm{C}$ temperature was chosen because it is the maximum temperature the substrate can be heated to in the deposition system. All three films were sputtered using the same conditions: 50 W of DC power with 60 sccm of Ar at 3 mTorr for 1800 seconds resulting in a 70 nm thick film. Van der Pauw structures were patterned into the W using a fluorine based RIE followed by the liftoff of Cu pads for probing (fig. 3.5(a)). The Van der Pauw structures were used to measure the resistivity of the three films (fig. 3.5(b)). As the deposition temperature increases, the resistivity of the W drops from $230 \mathrm{n} \Omega$-m at room temperature down to $75 \mathrm{n} \Omega-\mathrm{m}$ at $850^{\circ} \mathrm{C}$. The resistivity of the W deposited at $850^{\circ} \mathrm{C}$ is less than $50 \%$ greater than bulk ( $53 \mathrm{n} \Omega-\mathrm{m}$ [58]) while the room temperature tungsten is over 4 times that of bulk. The W that is deposited at $450^{\circ} \mathrm{C}$ is almost as good as the W deposited at $850^{\circ} \mathrm{C}$, but it allows for greater process flexibility due to its lower deposition temperature.


Figure 3.5: (a) Van der Pauw structure and (b) resistivity of 70 nm thick W vs deposition temperature

The TCR of the tungsten was extracted by measuring the resistance of the Van der Pauw structure from $25^{\circ} \mathrm{C}$ to $95^{\circ} \mathrm{C}$, in $10^{\circ} \mathrm{C}$ increments, using a heated temperature stage. The ratio of resistance at temperature divided by the reference resistance at $25^{\circ} \mathrm{C}$ was plotted compared to changes in stage temperature (fig. 3.6(a)). The slope of the resulting line is the TCR of the W film. The slope of the line increases with temperature and almost triples in value when the W is deposited at elevated temperature (fig. 3.6(b)).


Figure 3.6: (a) Measured $R / R_{0}$ vs change in chuck temperature and (b) extracted TCR vs deposition temperature

The crystal orientation of the 3 tungsten films were measured before they were patterned using XRD. An out of plane $\theta-2 \theta$ scan was measured from $20^{\circ}$ to $120^{\circ}$ for the 3 films (fig. 3.7). The room temperature W film showed a large peak at the (110) and (220) angles. Once the deposition temperature is increased, there is no longer a peak at the (110) and (220) angles but it occurs instead at the (222) angle. This shows that by sputtering at elevated temperatures, the orientation of the sputtered W changes from being (110) to (111).


Figure 3.7: Out of plane $\theta-2 \theta$ scan of W films deposited at $25^{\circ} \mathrm{C}, 400^{\circ} \mathrm{C}$ and $850^{\circ} \mathrm{C}$

The rocking curve was then measured at the (110) peak for the W deposited at room temperature and at the (222) peak for the W deposited at elevated temperatures (fig. 3.8). The FWHM of all three films are less than $1^{\circ}$, which shows that they are all highly oriented films. While the W film deposited at room temperature is mostly likely fiber texture, an in plane scan was measured on the W film deposited at $850^{\circ} \mathrm{C}$ to determine whether it was single crystal. The sample was rotated to a Psi angle of $89^{\circ}$ and a quick Phi scan was measured on the (110) peak for sapphire. A (110) peak was found at a Phi of $98^{\circ}$. The sample was aligned to this peak and a $\theta-2 \theta$ scan was measured at a Phi of $98^{\circ}$ and $110^{\circ}$ (fig 3.9). When Phi was $98^{\circ}$, three peaks are seen: sapphire (110), W (110) and W (220). When Phi is rotated to $110^{\circ}$, there are no peaks that can be seen. This measurement result means that the (111) W is epitaxially grown on the c -axis sapphire and that the W film may be pseudo-single crystal.


Figure 3.8: Rocking curve at (110) peak for $25^{\circ} \mathrm{C} \mathrm{W}$ and at (222) peak for $400^{\circ} \mathrm{C}$ and $850^{\circ} \mathrm{C}$ W


Figure 3.9: In plane $\theta-2 \theta$ scan of $850^{\circ} \mathrm{C} \mathrm{W}$ at a Phi of $98^{\circ}$ (blue) and $110^{\circ}$ (green)

The reduction in resistivity due to depositing the film at elevated temperatures is not due to the crystal orientation of the W film. In D . Choi et. al., a similar resistivity was achieved by growing the W on a-plane sapphire to achieve a (110) texture [58]. The reduction in resistivity is most likely due to a decrease in grain boundaries and impurities in the film. The base pressure in the sputtering chamber has also been seen to affect the resistivity of the film even when sputtered at elevated temperatures. All of the films in this study we deposited at a base pressure $<1 \times 10^{-8}$ Torr before the heater is turned on.

Table 3.1 shows the simulation results of a standard switch for 3 different W films as well as NiCr. As expected, the heater resistance decreases with W deposition temperature and, as a result, so does the $V_{\text {App }}$ required to amorphize the switch. The MPA is also larger for the room temperature W film despite the higher heater resistance. Even though the TCR is higher for the films deposited at elevated temperature, the resistance of the heater when it is at the temperature required to melt the PC-material is still lower. All three tungsten films are an improvement over the NiCrSi used by N . El-Hinnaway et al., [16] which requires a 17 V pulse to turn off the switch. The low resistivity tungsten is necessary if the heaters are to be powered by an on-chip CMOS driver that has a maximum voltage supply of 3.3 V . Reducing the switch width and placing heaters in parallel as well as increasing the heater thickness will allow for further reduction in in the required actuation voltage. The use of a W heater deposited at elevated temperatures may not appear to significantly reduce $V_{A p p}$. However, it does significantly reduce the resistance of the heater at temperature by $40 \%$. This reduction is necessary if the actuation voltage is fixed at 3.3 V .

| Deposition <br> Temperature <br> $\left({ }^{\circ} \mathbf{C}\right)$ | Resistivity <br> $(\mathbf{n} \boldsymbol{\Omega}-\mathbf{m})$ | TCR <br> $(\mathbf{p p t})$ | Heater <br> Resistance <br> $(\boldsymbol{\Omega})$ | $\mathbf{V}_{\text {App }}$ <br> $\mathbf{( \mathbf { V } )}$ | MPA <br> $\mathbf{( W )}$ | Heater <br> Temperature <br> $(\mathbf{K})$ | Heater <br> Resistance @ <br> Temperature <br> $(\boldsymbol{\Omega})$ | $\mathbf{J ~ @}$ <br> Temperature <br> $\left(\mathbf{A} / \mathbf{m}^{2}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 | 230 | 1.3 | 121 | 9.6 | 1.53 | 1273 | 245 | $1.30 \times 10^{12}$ |
| 400 | 92.4 | 2.7 | 52.2 | 8.5 | 1.44 | 1239 | 153 | $1.67 \times 10^{12}$ |
| 850 | 75.2 | 3.3 | 43.6 | 8.4 | 1.40 | 1238 | 144 | $1.73 \times 10^{12}$ |
| NiCr | $1500[62]$ | $0.4[62]$ | 850 | 18.6 | 1.45 | 1189 | 1084 | $6.56 \times 10^{11}$ |

Table 3.1: Simulation results of standard switch for the 3 different W films and NiCr as heater

### 3.6 AlN Barrier Layer

In the previous chapter, the importance of selecting an appropriate barrier layer for the switch was discussed. In previous work, a $\operatorname{SiN}_{\mathrm{x}}$ barrier layer was used between the heater and the PC-material [15], [16], [38]. The measured thermal conductivity of this $\operatorname{SiN}_{\mathrm{x}}$ layer was $1.1 \mathrm{~W} / \mathrm{m}-\mathrm{K}$. A standard switch was simulated using $\operatorname{SiN}_{\mathrm{x}}$ as the barrier layer with different thickness and compared to AIN (fig. 3.10). This simulation proves that the integration of AlN as the barrier layer in the switch is a significant advancement.


The MPA for a switch with $\operatorname{SiN}_{\mathrm{x}}$ is always higher than that of AlN for a given barrier layer thickness (fig. 3.10(a)). The rate at which the MPA increases with barrier layer thickness is also much higher for $\operatorname{SiN}_{\mathrm{x}}$ than for AlN. It is so much higher that, in fact, the MPA for only 125 nm of $\operatorname{SiN}_{\mathrm{x}}$ is equal to 250 nm of AlN. The heater temperature is also always much higher for a $\operatorname{SiN}_{\mathrm{x}}$ barrier (fig 10(b)). The heater temperature with an AlN barrier layer is between $1170 \mathrm{~K}(100 \mathrm{~nm})$ and $1250 \mathrm{~K}(250 \mathrm{~nm})$ while being almost 1500 K for only a 75 nm thick $\operatorname{SiN}_{\mathrm{x}}$ barrier. At a $\mathrm{SiN}_{\mathrm{x}}$ thickness of 150 nm , the heater temperature is over 2000 K , thereby putting the durability of the heater in question. Due to the lower relative permittivity of $\operatorname{SiN}_{\mathrm{x}}$, the $F_{C O}$ is slightly higher for switches with $\operatorname{SiN}_{\mathrm{x}}($ fig. 3.10(c)). However, an AIN barrier layer requires a lower MPA for a given $F_{C O}$ than does $\operatorname{SiN}_{\mathrm{x}}$ (fig. 3.10(d)). This reduction in MPA and heater temperature shows why the use of AIN as the barrier layer is a significant advancement in switch performance.

### 3.7 Low Resistivity GeTe

The resistivity of the PC-material is a dominant factor in the ON -state resistance of the switch. Previous work has shown the resistivity of sputtered GeTe films ranging from 3 to $4 \mu \Omega-\mathrm{m}$ [15], [29], [44]. However, Bahal and Chopra [28] showed a resistivity of $1.53 \mu \Omega-\mathrm{m}$ for a 589 nm thick GeTe film deposited at $250^{\circ} \mathrm{C}$. Reducing the resistivity of GeTe to this level in the switch could double the FCO of the switch without increasing its MPA.

There are two main factors that can affect the resistivity of the GeTe: composition and deposition temperature. A coarse study of the effect of composition on the resistivity GeTe has shown that a $50 / 50$ composition has the lowest resistivity [63]. Sputtering a film from a $50 / 50$ alloyed target does not necessarily result in a film that is also 50/50. This is because the sputter yield of Ge and Te are very different as are their vapor pressures. The lowest achieved resistivity sputter from a $50 / 50$ alloy target was $3.09 \mu \Omega-\mathrm{m}$. However, once the deposition of the film was completed using co-deposition of
elemental Ge and Te targets, lower resistivities were achieved. The use of co-deposition allowed for the composition of the sputtered films to be slightly varied until the lowest resistivity film was found.

To find the most desirable sputtering conditions, GeTe films were sputtered on Si samples with $1 \mu \mathrm{~m}$ of thermal oxide. The sheet resistance was measured using a 4-point probe. The thickness of the best films of each composition was measured after using an AFM to determine the resistivity of the film. The Te target was deposited using RF magnetron sputtering at a constant 25 W , while the Ge target was deposited using DC magnetron sputtering with power that varied from 35 W to 50 W . The sputtering time was held constant at 1000 seconds thereby making the films different thicknesses. The sputtering gas used was Ar at 60 sccm and 3 mTorr for all the films. The deposition temperature started at $250^{\circ} \mathrm{C}$ and was lowered until the sheet resistance of the film was minimized for a given Ge deposition power. The composition of the film was determined using the crystal monitor to measure the rates of Ge and Te individually. Because this is measured at room temperature, it could only be used to determine the composition of the sputtered flux hitting the sample. When the sample is heated, the actual amount of Te that is deposited may be less than what the rate monitor suggests due to its low vapor pressure. This would result in the rate monitor overestimating the Te composition in the sputtered film.


Figure 3.11 (a) Sheet resistance of GeTe films deposited at different temperatures with the RMS roughness of the film in parenthesis and (b) lowest achieved resistivity for each composition measured

Fig. 3.11(a) shows the effect of deposition temperature on sheet resistance for 3 different film compositions. The RMS surface roughness of some of the films is noted in parentheses. The films deposited at $250^{\circ} \mathrm{C}$ had the highest sheet resistance as well as RMS roughness. As the deposition temperature is reduced, the sheet resistance also lowers. Both the RMS roughness and the thickness of the film are also dependent on temperature. At a higher deposition temperature, the RMS roughness of the film is higher and its roughness can be seen optically. The average thickness of the film is also higher for those deposited at higher temperatures but the reason for this is not fully understood. This shows that deposition temperature significantly affects the resistivity of the sputtered film. To achieve the best resistivity, the lowest deposition temperature that produces a fully crystalline and smooth GeTe film is desired. Going above that temperature only degrades resistivity. Fig. 3.11(b) shows the lowest resistivity for each composition deposited. A resistivity of $1.5 \mu \Omega$-m was achieved for a $40 / 60 \mathrm{GeTe}$ film and is comparable to the bulk resistivity [28]. However, this composition is based on the crystal monitor. The percentage of Ge in the film is most likely between $45 \%$ and $48 \%$ due to the evaporation of Te off the substrate during deposition. Secondary ion mass spectrometry (SIMS) could be used to more accurately determine the true composition of the film.

### 3.8 GeTe Contact Resistance

The contact resistance between the GeTe and contact metallization can become a dominant contributor to the ON-state resistance of the switch if proper precautions are not taken. The choice of contact metal between the GeTe and Au is important in order to prevent the formation of a Shottky contact. The GeTe is a p-type semiconductor [28] and using a metal with a large work function is ideal. Using Pt as the contact metal would be optimal ( 5.65 eV [64]); however, there is the possibility that it would react with Ge in the PC-material, especially given the high temperatures that are reached during switching [65]. Chua et. al., measured the barrier height for $\mathrm{GeTe} /$ metal interface for $\mathrm{Al}, \mathrm{W}$, and Ni [66]. He stated that an ohmic contact can be made with crystalline GeTe using metals whose work function is as low as $\mathrm{Al}\left(4.28 \mathrm{eV}\right.$ [64]). In another work, he reports the specific contact resistance ( $\rho_{c}$ ) of $\mathrm{GeTe} / \mathrm{W}$ to be $1.40 \Omega-\mu \mathrm{m}^{2}[67]$ when the interface is pre-cleaned using a sputter etch. Having a pristine interface between the GeTe and W is critical to minimizing the contact resistance. The notched switch in this case has an advantage because the $\mathrm{GeTe}, \mathrm{W}$ and Au are all sputtered, one immediately after another, without breaking vacuum. However, in the standard switches process flow, the GeTe is exposed to the atmosphere before the contact metallization is deposited resulting in oxidation of the GeTe surface. In this work, a 3 minute sputter etch at 50 W of RF power is used to clean the surface of the GeTe before the W/Au metallization is deposited.

Using the transfer line method, the sheet resistance $\left(R_{s h}\right)$, contact resistance $\left(R_{c}\right)$ and transfer length $\left(L_{T}\right)$ were measured on a 100 nm thick GeTe film. The structure measured was a $20 \mu \mathrm{~m}$ wide strip of GeTe with the space between contacts ranging from 0.5 to 8 squares in length (fig. 3.12(a)). A 4 -wire I-V sweep was made between adjacent contacts and the resistance was plotted against the number squares between the contacts (fig. 3.12(b)). From the slope of the line, the sheet resistance is calculated to be $16.8 \Omega / \square$, resulting in a resistivity of $1.68 \mu \Omega-\mathrm{m}$. The y -intercept is equal to $2 \mathrm{x} R_{c}$, where $R_{c}$ is equal to $0.11 \Omega$. The x -intercept is equal to $2 \mathrm{x} L_{T}$, where $L_{T}$ is equal to $0.066 \square$ or $0.131 \mu \mathrm{~m}$. The specific contact resistance, $\rho_{c}$, is $0.29 \Omega-\mu \mathrm{m}^{2}$ and can be calculated using eq. 3.1. The measured $\rho_{c}$ in this work
$\left(0.29 \Omega \mu \mathrm{~m}^{2}\right)$ is lower than that seen in Chua et. al. ( $\left.1.40 \Omega-\mu \mathrm{m}^{2}[67]\right)$. This is most likely due to a more effective sputter etch.

$$
\begin{equation*}
\rho_{c}=R_{S h} L_{T}^{2} \tag{3.1}
\end{equation*}
$$

Using a three-minute sputter etch, the contact resistance for a $20 \mu \mathrm{~m}$ wide switch is only $0.22 \Omega$.
Annealing the contacts may also further reduce the contact resistance [67], [68].


### 3.9 Summary

This chapter details the process flow used to fabricate a standard switch and a notched switch. The standard switch design requires a thorough sputter etch to remove any oxidation on the surface of the GeTe to reduce contact resistance before the contact metal is deposited. The notched switch does not require this but instead requires 100 nm wide notch to be patterned using e-beam lithography and etched into the GeTe .

This work presents three major advancements in the materials used in the switch compared to prior works: W heaters, AlN barrier layer and low resistivity GeTe . A low resistivity W film was developed by depositing at $850^{\circ} \mathrm{C}$. This allows for a significant reduction in voltage and power required to amorphize the switch. Even when the deposition temperature of the W is reduced below the maximum post-processing temperature allowed for a CMOS wafer, a significant reduction in resistivity is still obtained. This allows for the possibility of building a switch directly on a CMOS wafer. By making the heater layer thicker and the switch narrower, it would be possible to reduce the heater resistance to a low enough value that it can be driven by 3.3 V .

The use of AIN as the barrier layer significantly increases the $F_{C O} / \mathrm{MPA}$ ratio of the switch. The heater temperature required to melt the PC-material in the RF gap is significantly reduced and would result in greater heater durability.

Using co-deposition of elemental Ge and Te targets, the resistivity of GeTe was reduced by half and would result in up to a 2 x gain in $F_{C O}$. Depositing the film at minimum temperature needed to fully crystallize the GeTe is required to achieve a smooth low resistivity film. When all three advancements are combined, the $F_{C O} /$ MPA ratio doubles from $7.8 \mathrm{THz} / \mathrm{W}$ to $15.6 \mathrm{THz} / \mathrm{W}$ when simulating a standard switch. The addition of a 100 nm deep notch only increases the $F_{C O} / \mathrm{MPA}$ ratio further to $21.1 \mathrm{THz} / \mathrm{W}$.

## Chapter 4: DC Switch Characterization


#### Abstract

4.1 Abstract

This chapter demonstrates 4-terminal RF PC switches using an AlN barrier layer to electrically isolate a high conductivity W heater. DC testing was done to determine the ON -state resistance $\left(\mathrm{R}_{\mathrm{ON}}\right)$ as well as the minimum power needed to amorphize (MPA) the GeTe. The effects of varying switch dimensions (AlN thickness, GeTe thickness, RF gap length, heater width and switch width) on both $\mathrm{R}_{\mathrm{ON}}$ and MPA are measured. Increasing the AlN thickness from 105 nm to 200 nm results in only a $14 \%$ increase in MPA Increasing the GeTe thickness from 50 nm to 100 nm results in a reduction in initial $\mathrm{R}_{\mathrm{ON}}$ from $1.4 \Omega$ down to $1 \Omega$ without increasing MPA. Reducing the RF gap length also significantly reduces $\mathrm{R}_{\mathrm{ON}}$ from $3 \Omega$ for a 900 nm long RF gap to $1.4 \Omega$ for a 400 nm long RF gap while only increasing the MPA from 1.5 W to 1.8 W .


### 4.2 Introduction

The fabricated 4-terminal inline RF PC switches went through a series of DC and RF measurements to quantify their performance. This chapter will discuss the DC testing setup and procedure used to measure the minimum power to amorphize (MPA) and the minimum power to crystalize (MPC) for four sets of fabricated switches. The next chapter will discuss the RF measurments. The four sets of switches fabricated varied GeTe and AIN thicknesses as well as the dimensions of the RF gap, switch width and heater width.

### 4.3 DC measurement Test Setup

Fig. 4.1 shows the DC testing setup. To measure the state of the system, first the resistance of the switch is measured using a Keithely 2400 source meter. An IV sweep is conducted across the device by sourcing current and measuring voltage. The slope of the IV sweep is then used to determine the resistance of the switch. When the switch is in the ON -state, the current is swept from $-100 \mu \mathrm{~A}$ to 100 $\mu \mathrm{A}$ and, for the OFF-state, is swept from -100 nA to 100 nA with a voltage compliance of 100 mV . The heater resistance is then measured by applying 12 V from the Agilent E3648A power supply to the SPDT switch, followed by an IV sweep from -1 mA to 1 mA with a 100 mV compliance. Because the asfabricated device is in the ON-state, the MPA is first measured for the switch. This is accomplished by first measuring the initial state of the system and then, using an Agilent 8114A, a 100 ns long voltage pulse ( 10 ns rise/fall time) is sent to the heater. After the voltage pulse is sent to the heater, the state of the system is measured to determine the resistance of the switch and heater. Increasing voltage pulses (in 0.1 V increments) are sent to the heater until the measured resistance of the switch is above the $10 \mathrm{k} \Omega$. The MPA is then calculated (as shown in eq. 4.1) using the voltage that turned the off switch ( $V_{\text {App }}$ ) and


Figure 4.1: (a) Measurement setup for characterizing DC performance of the switches (b) voltage pulse used to turn the switch OFF (red) and ON (blue)
the corresponding heater resistance $\left(R_{H}\right)$.

$$
\begin{equation*}
\text { Power }=\frac{\left(V_{\text {App }}\left(1+\frac{R_{H}-50}{R_{H}+50}\right)\right)^{2}}{R_{H}} \tag{4.1}
\end{equation*}
$$

Once the MPA is found, the same protocol is used to determine the MPC. Increasing $1 \mu \mathrm{~s}$ long voltage pulses (in 0.1 V increments) are applied to the heater until the switch resistance is within $20 \%$ of the initial R of the switch. From there, all cycling and single pulses are applied $0.1-0.2 \mathrm{~V}$ above the MPA and MPC voltages, resulting in about a $5 \%$ increase in power.
4.4 AlN Thickness Study, 105 nm vs. 170 nm

### 4.4.1 Switches Fabricated

The first set of switches that will be discussed were used to determine the effect of AlN thickness on the switch on MPA and OFF-state capacitance $\left(C_{o f f}\right)$. Two samples were fabricated that contained over 250 switches each, with one sample using barrier layer thicknesses of 105 nm and the other of 170 nm (fig. 4.2(a)). These were some of the first samples fabricated and the GeTe was sputtered from a single $50 / 50$ alloyed target using DC magnetron sputtering at $250^{\circ} \mathrm{C}$, resulting in a GeTe resistivity of $3.09 \mu \Omega-\mathrm{m}$. Instead of electroplating $2 \mu \mathrm{~m}$ of Cu , the traces and pads were patterned using a sputter liftoff of 10 nm W and a 130 nm of Au bi-layer.


The DC characteristics (ON/OFF state resistance) of the switches were measured across P1 and P2 (fig. 4.2(b)). The transformation was induced by pulsing the heater across H1 and H2 (fig. 4.2(b)). A switch on each sample was measured, where its initial $R_{O N}$ was $2 \Omega$, to ensure the two switches had similar RF gap lengths. From the FIB cross-section of the devices (fig. 4.3), the RF gaps for both switches were 550 nm long. However, the resistance of the heaters varied between the two switches from $39.9 \Omega$ for the switch with 105 nm of AlN down to $30.3 \Omega$ for the switch with 170 nm of AlN. This reduction in heater resistance is due to an increase in heater width which can also be seen in the FIB cross-section of the devices. The heater is $1.06 \mu \mathrm{~m}$ wide for the 105 nm thick AlN (fig. 4.3(a)) and $1.48 \mu \mathrm{~m}$ wide for the 170 nm thick AIN (fig 4.3(b)). Contact photolithography was used to pattern the $1 \mu \mathrm{~m}$ wide heaters. This was at the lower limit of resolution for the contact aligner, and as a result, there can be a high degree of variability in the resulting feature size.


### 4.4.1 MPA and MPC

The MPA and MPC results for the two switches can be seen in fig. 4.4. Typically, higher power is needed to switch devices with thicker barrier dielectrics as shown in Chapter 2. However, the increase in power seen in fig. 4.4(a) ( 1.5 W for 105 nm thick AlN vs 1.9 W for 170 nm thick AlN) is in part due to unintended differences in heater width. An increase in heater width will also lead to an increase in MPA, as shown in Chapter 2. A 2D COMSOL Multiphysics simulation was used to determine the effect of increased heater width on MPA for the measured devices. The dashed red and blue lines in fig. 4.4(a) represent the power required to melt the top of the GeTe in the 2D simulation for 105 nm and 170 nm of AlN, respectively.


Figure 4.4: (a) MPA for switch with 105 nm AlN (red) and 170 nm AlN (blue), dashed lines represent minimum power required to melt the top of the GeTe in a 2D simulation. (b) MPC for switch with 105 nm AlN (red) and 170 nm AlN (blue)

### 4.4.2 Differentiation between AlN thickness and Heater Width on MPA

Four 2D models were built to determine the individual contributions of heater width and AIN thickness on the MPA of the switches. The four models built are as follows: $1.06 \mu \mathrm{~m}$ wide heater with 105 nm AlN, $1.48 \mu \mathrm{~m}$ wide heater with 105 nm AlN, $1.06 \mu \mathrm{~m}$ wide heater with 170 nm AlN and $1.48 \mu \mathrm{~m}$ wide heater with 170 nm AlN. A transient simulation over 10 ms (to ensure the system was at steadystate) with constant heater power was simulated to determine $R_{T h}$ ( $\Delta \mathrm{T}$ of the PC divided by heater power). Next, a 100 ns long pulse was simulated for the four cases at the MPA power. Fig. 4.5 shows the transient response of $\Delta \mathrm{T}$ PC for a $1.06 \mu \mathrm{~m}$ wide heater with 105 nm AlN (red) and $1.48 \mu \mathrm{~m}$ wide heater with 170 nm AlN (blue). Both transient responses were fitted (dashed line) for a single time constant ( $\tau$ ). It becomes obvious that the increase in power is needed to compensate for the increase in $\tau$. However, the increase in $\tau$ is not due to an increase in $R_{T h}$, but instead an increase in the thermal capacitance $\left(C_{T h}\right)$.

Based on the simulations, it can be concluded that of the $22 \%$ total increase in simulated power (1.4 vs 1.7 W) required to melt the GeTe with thicker AIN, less than half of the increase $(0.11 \mathrm{~W}$ or a $8 \%$ net effect) can be attributed to the increased heater width and its requirement of more power to achieve the same temperature. The remaining increase in required power ( 0.19 W or a $14 \%$ net effect) is due to the
thicker AlN. This increase in required power can be attributed to both changes in thermal resistance ( $R_{T h}$ ) and thermal capacitance ( $C_{T h}$ ) introduced by the AIN. Simulations show an increase in the switch $C_{T h}$ of $13 \%$ due to the increase is AlN thickness. The thicker AlN also lowers the thermal resistance of the heater to thermal ground by $10 \%$, which necessitates more power. However, the efficiency of thermal coupling between the heater and the phase change element only decreases by $2 \%$. Thus, the contribution to increased MPA from thicker AlN is equally divided between thermal conduction and thermal capacitance under these transient pulse conditions. However, it is the heat spreading facility of the thicker AlN that dominates the conduction effects. This is consistent with the effect of a high thermal conductivity layer.


Figure 4.5: Transient response of $\Delta \mathrm{T}$ PC for 2D simulation of for a $1.06 \mu \mathrm{~m}$ wide heater with 105 nm AlN (red) and $1.48 \mu \mathrm{~m}$ wide heater with 170 nm AlN (blue) at MPA and with its fit (dashed line) for a single time constant.

### 4.4.3 Thermal Model of Switch

The mechanism for an increase in $C_{T h}$ and a decrease in $R_{T h}$, when the thermal impedance due to the AlN must increase with thickness, is not straightforward. A simple thermal model can be made of the switch (fig. 4.6(a)), using a single $R_{T h}$ and $C_{T h}$ for each layer in the switch, and the power in the heater can be modeled as a current source. When the model is transformed into a circuit (fig. 4.6(b)), the current
source (Heater Power $\left.\left(H_{P}\right)\right)$ is in parallel with the thermal impedance of the substrate as well as the series combination with the material on top of the heater. The $C_{T h}$ for all the layers increases with heater width due to a larger volume being heated.


Figure 4.6: (a) Simple thermal model of switch, (b) thermal circuit, (c) Norton and (d) Thévenin equivalent circuits

When the AIN barrier layer thickness increases, $C_{B L}$ and $R_{B L}$ both increase. The increase in $C_{B L}$ results in an increase in $C_{T h}$ of the switch and an increase in $R_{B L}$ actually reduces the $R_{T h}$ of the switch. When $R_{B L}$ increases, the temperature of the heater $\left(H_{T}\right)$ increases. However, this increase in $H_{T}$ does not result in an increase in $T_{P C}$. This is because the temperature drop across the AlN barrier layer increases due to its larger thermal resistance. Therefore, in order to achieve the $T_{P C}$ required to melt the PC layer, the heater power must increase. This becomes more obvious when the thermal circuit is simplified to its Norton (fig. 4.6(c)) and Thévenin (fig. 4.6(d)) equivalent circuits. The thermal resistance of the oxide ( $R_{O X}$ ) is the load and the voltage drop across the load (oxide) is the $\Delta T_{P C}$. The Norton ( $R_{\text {Nort }}$ ) and Thévenin ( $R_{\text {Thev }}$ ) equivalent resistance is the series addition of $R_{S u}, R_{B L}$, and $R_{P C}$. As $R_{B L}$ increases, the equivalent resistance also increases. The $\Delta T_{P C}$ can be calculated from these variables as shown in eq. 4.2.

$$
\begin{equation*}
\Delta T_{P C}=\frac{R_{O X} \times R_{\text {Sub }}}{R_{S u b}+R_{B L}+R_{P C}+R_{O x}} \tag{4.2}
\end{equation*}
$$

The power generated in the heater must be increased to maintain $\Delta T_{P C}$ when $R_{B L}$ increases. $R_{T h}$ (as shown in eq. 4.3) can then be derived from eq. 4.2.

$$
\begin{equation*}
R_{\text {Thermal }}=\frac{\Delta T_{P C}}{H_{P}}=\frac{R_{O X} \times R_{\text {Sub }}}{R_{\text {Sub }}+R_{B L}+R_{P C}+R_{O x}} \tag{4.3}
\end{equation*}
$$

It now becomes obvious that an increase in $R_{B L}$ results in a decrease in $R_{T h}$ and thus requires more power to turn off the switch.

### 4.4.4 Cycling Data

Fig. 4.7 presents the cyclability of both switches for 80 pulses, with the heater pulsed using a voltage that was 0.1 V higher than that which is extracted from MPA and MPC measurements (fig. 4.4). This resulted in $2 \%$ more power over MPA and $5 \%$ more power over MPC. The ON-state resistance held constant for both switches at $2 \Omega$ while the OFF-state resistance remained nearly constant at around $10 \mathrm{k} \Omega$.


### 4.5 The Effect of RF Gap

### 4.5.1 Switches Fabricated

The next set of switches that were fabricated were used to determine the effect of RF gap on MPA, $\mathrm{R}_{\text {ON }}$ and $\mathrm{C}_{\text {OfF. }}$. These switches were fabricated using GeTe that was deposited at $200^{\circ} \mathrm{C}$ using codeposition from elemental Ge and Te targets. The resulting film had a sheet resistance of $36.6 \Omega / \square$ ( $1.83 \mu \Omega-\mathrm{m}$ ) when measured on a Van der Pauw structure. Only a 1 minute sputter etch (standard is 3 minutes) was used before the contact metallization was deposited. The AlN barrier layer was 100 nm thick, while the pads and traces were $1.2 \mu \mathrm{~m}$ of electroplated Cu . A schematic cross-section and SEM top view of the switch can be seen in fig. 4.8.


Figure 4.8: (a) Schematic of the device cross-section (b) SEM image of the device showing the heater (vertical) and PC in RF signal path

Using electron beam lithography, six RF gaps of varying lengths were patterned from 400 nm to 900 nm long. The actual patterns written by the electron beam are actually wider than the resulting pattern (fig. 4.9). The electron beam scans the width of the chip and moves away from the RF gap on both sides of the switch. Due to proximity effects, the patterns increase in size by $0.3 \mu \mathrm{~m}$ on all sides.

This results in the RF gap being $0.6 \mu \mathrm{~m}$ smaller than that which is written by the electron beam. To achieve the desired RF gaps for this sample, patterns with gaps ranging from $1.5 \mu \mathrm{~m}$ down to $1.0 \mu \mathrm{~m}$ (in $0.1 \mu \mathrm{~m}$ increments) were written.


### 4.5.2 MPA and MPC

The MPA (fig. 4.10(a)) and MPC (fig. 4.10(b)) was measured for each RF gap length. The MPA for RF gap lengths above 500 nm remains constant around 1.5 W (fig. 4.10(c)). Not until the RF gap is reduced even further, to 400 nm , does the MPA increase significantly to above 1.8 W . This increase in MPA was also seen for the simulations in Chapter 2; however, the MPA did not significantly increase until the RF gap was 300 nm and below. The premature rise in MPA may be due to incorrect calibration of the RF gap length.


Figure 4.10: (a) MPA and (b) MPC for switch with RF gaps ranging from 400 nm to 900 nm long. (c) MPA and MPC values for each RF gap length and (d) switch ON resistance as a function of RF gap

The ON-state resistance of the switch is plotted against the RF gap length in fig. 4.10(d). The slope of the linear fit is $3.26 \Omega / \mu \mathrm{m}$ for a $20 \mu \mathrm{~m}$ wide switch. The contact resistance that results from the fit is $0.03 \Omega$, which is an order of magnitude smaller than what was measured using the TLM structure presented in Chapter 3. However, the extracted sheet resistance from the slope of the fit shows a sheet resistance value of $65 \Omega / \square$, which is almost twice the resistance that was measured on a Van der Pauw structure. The source of this difference is not due to an incorrect calibration of the RF gap length. An incorrect calibration of the RF gap length would only result in the contact resistance that is extracted from the fit being incorrect and would not change the slope $\left(\mathrm{R}_{\mathrm{S}}\right)$ of the fit. This difference in sheet resistance must be better understood in order to maximize the performance of the switch. This increase in sheet
resistance resulted in an $\mathrm{R}_{\mathrm{ON}}$ of $1.3 \Omega$ instead of the $0.76 \Omega$ that could have been achieved had the sheet resistance been what was measured by the Van der Pauw structure.

### 4.5.3 Cycling Data

Fig. 4.11(a) presents switch cyclability for 198 pulses ( 99 cycles), with the heater pulsed using an OFF voltage pulse of $9.2 \mathrm{~V}(1.7 \mathrm{~W})$ and an ON voltage pulse of $4.4 \mathrm{~V}(0.38 \mathrm{~W})$. This resulted in $2 \%$ more power over MPA and $10 \%$ more power over MPC. The OFF-state resistance rose from $25 \mathrm{k} \Omega$ to over 50 $\mathrm{k} \Omega$ after 99 cycles. The ON-state resistance (fig. 4.11(b)) held constant at as low as $1.65 \Omega$ over the first 60 cycles but then began to increase. At the end of the 99 cycles, the ON resistance grew to $4.8 \Omega$.


Figure 4.11: (a) Resistance of switch with 500 nm RF gap length after pulsing of heater with (b) corresponding $\mathrm{R}_{\mathrm{ON}}$ for each cycle

### 4.6 GeTe 100 nm Thick

### 4.6.1 Switches Fabricated

The next set of switches that will be discussed were fabricated using 100 nm of GeTe on 100 nm of AIN. The GeTe was sputter etched for the standard 3 minutes before the contact metal was deposited. From the Van der Pauw structure and TLM measurement, the sheet resistance of the GeTe was $17 \Omega / \square$
( $1.7 \mu \Omega-\mathrm{m}$ ). The contact resistance that resulted from the TLM measurements was $0.22 \Omega$ ( 2 contacts) for a $20 \mu \mathrm{~m}$ wide strip of GeTe . This set of devices not only had thicker GeTe but also had a varying range of heater widths, switch widths and RF gaps. The heater widths used where 1,2 and $3 \mu \mathrm{~m}$ wide. The switch widths used were 10,20 and $30 \mu \mathrm{~m}$. The RF gap lengths used were 400,600 and 800 nm . All combinations of heater widths, switch widths and RF gaps were fabricated resulting in 27 different switch geometries. These different switch geometries allowed for the study of the effect of heater width and switch width on MPA, $R_{O N}$ and $C_{O F F}$. The resistance of the switch was measured between S1 and S2 (fig. 4.12(a)). The transformation was induced by pulsing the heater across H 1 and H 2 (fig. 4.12(a)). The schematic of the cross-section and top view of the switch are shown in fig. 4.12(b) and fig. 4.12(c), respectively.


### 4.6.2 Heater Resistance

The resistances for all of the heaters were measured and plotted versus heater length (fig. 4.13(a)) for each heater width. The heater length is always $3 \mu \mathrm{~m}$ longer than the switch width (i.e., a $20 \mu \mathrm{~m}$ wide switch has a $23 \mu \mathrm{~m}$ long heater). The slope of each line was calculated and its inverse was plotted versus heater width (fig. 4.13(b)). The sheet resistance of the W heater can be calculated by inversing the slope
of the fitted line. The processing bias (how far the dimension of interest, in this case width, varies from what was expected) can also be determined from where the fitted line intercepts the x -axis. The sheet resistance $\left(R_{S}\right)$ for the tungsten heater was $0.9 \Omega / \square$ and the heaters were $0.11 \mu \mathrm{~m}$ narrower than what was expected (i.e. a $1 \mu \mathrm{~m}$ wide heater was actually $0.89 \mu \mathrm{~m}$ wide). It is important to note that the sheet resistance of tungsten film measured using the Van der Pauw structure resulted in $R_{S}$ of $1.02 \Omega / \square$. This difference in $R_{S}$ has not been resolved and there are currently no hypotheses that might explain it.

The series resistance leading up to the heater includes the cables, probes and contact pads and can be determined by plotting the resistance of the heater versus the inverse of the corrected heater width (fig. 4.13(c)) for the three different lengths of heaters. The $y$-intercept of the fit (the series resistance that is not width dependent) is $6.8 \Omega$. The reason for the difference in series resistance seen in fig. 4.13(a) is due to a width dependent series resistance that is present when the heater resistance is plotted versus heater length, but drops out when heater resistance is plotted versus the inverse of heater width. This width dependent series resistance is due to the fan-out region between the heater pads and the heater trace itself, as seen in fig. 4.12(b) (triangle shaped area).


Figure 4.13: (a) Heater resistance versus heater length for $1 \mu \mathrm{~m}, 2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ wide heaters, (b) inverse of heater length slope for each heater width, (c) heater resistance versus the inverse of the corrected heater width for $13 \mu \mathrm{~m}, 23 \mu \mathrm{~m}$ and $33 \mu \mathrm{~m}$ long heaters

### 4.6.3 Initial $\mathrm{R}_{\mathrm{ON}}$

A comparison of the initial ON resistance $\left(R_{O N}\right)$ is made for all of the varying switch dimensions. It was expected that $R_{O N}$ would scale with RF gap length based on the $R_{S}$ of the film, as well as with the inverse of the switch width, and that $\mathrm{R}_{\mathrm{ON}}$ would not change with heater width. However, as seen in fig. 4.14(a), $R_{O N}$ decreases with increasing heater width. The effect is greatest for the longest RF gap of 800 nm and very minimal for the 400 nm long RF gap. This suggests that there is some interaction between heater width and $R_{S}$. When $R_{O N}$ for a $20 \mu \mathrm{~m}$ wide switch is plotted versus RF gap length
(fig. $4.14(\mathrm{~b})$ ), $R_{S}$ is over twice as large for the switches with a $1 \mu \mathrm{~m}$ wide heater $(42 \Omega / \square)$ than for $2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ wide heaters $(19 \Omega / \square)$. For comparison, $\mathrm{R}_{\mathrm{S}}$ measured from the Van der Pauw structure was 17 $\Omega / \square$. This increase in sheet resistance in the device as compared to the Van der Pauw structure is similar to that seen in the previous set of devices discussed. There may be a pathological reason for this increase in $\mathrm{R}_{\mathrm{S}}$ that is not as severe for switches with wider heaters. The effective contact resistance also decreased for a $1 \mu \mathrm{~m}$ wide heater. For the $2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ heaters, the contact resistance was about $0.55 \Omega$; however, for the $1 \mu \mathrm{~m}$ heater, it is $0.13 \Omega$. The contact resistance measured using TLM was $0.22 \Omega$. This difference in contact resistance in the wider heaters may be due to a longer RF gap than that which was expected. For this to be the case, the RF gap would need to 350 nm longer than that which was expected (i.e. an expected 400 nm long RF gap is in actuality 750 nm long).

The sheet resistance and contact resistance does scale with switch width (fig. 4.14(c)). For switches with a $2 \mu \mathrm{~m}$ wide heater, $R_{S}$ is $19 \Omega / \square$ and the contact resistance is about $11 \Omega-\mu \mathrm{m}$ for two contacts. $R_{O N}$ for the three RF gap lengths are plotted versus the inverse of the switch width in fig. 4.14(d). The $R_{O N}$ for the 400 nm long RF gaps lie in a straight line; however, the $R_{O N}$ for the 600 nm and 800 nm long RF gaps are more scattered due to their increased dependence on heater width. To achieve a $1 \Omega$ switch, a $20 \mu \mathrm{~m}$ wide switch can be used if the RF gap is 400 nm long or less. If RF gaps above 400 nm are used, the width of the switch must be increased to $30 \mu \mathrm{~m}$.


Figure 4.14: (a) Initial switch resistance for a $20 \mu \mathrm{~m}$ switch vs heater width for 400 nm (red), 600 nm (blue) and 800 nm (green) long RF gaps. (b) Initial switch resistance for a $20 \mu \mathrm{~m}$ switch vs RF gap length for $1 \mu \mathrm{~m}$ (red), $2 \mu \mathrm{~m}$ (blue) and $3 \mu \mathrm{~m}$ (green) wide heaters. (c) Initial switch resistance for switches with a $2 \mu \mathrm{~m}$ wide heater vs RF gap length for $10 \mu \mathrm{~m}$ (red), $20 \mu \mathrm{~m}$ (blue) and $30 \mu \mathrm{~m}$ (green) wide switches. (d) Switch resistance versus the inverse of switch width for 400 nm (red), 600 nm (blue) and 800 nm (green) long RF gaps.

### 4.6.4 MPA and MPC

The MPA and MPC were measured for all of the different combinations of switch dimensions. It is important to note that two combinations of switches had difficulty being turned off. These two switches were $30 \mu \mathrm{~m}$ wide and had a 400 nm long RF gap. The switches with $1 \mu \mathrm{~m}$ and $2 \mu \mathrm{~m}$ wide heaters can only be turned off once before the heater fails.

The MPA and MPC for $20 \mu \mathrm{~m}$ wide switches are plotted versus heater width in fig. 4.15(a). MPA and MPC are not a strong function of RF gap length but are a strong function of heater width. MPA and MPC increase by 0.5 W and 0.1 W per micron of heater width, respectively. This shows that reducing the heater width is critical to reducing the power requirement of the switch. The MPA, however, could never be below 0.8 W , even with the narrowest of heaters. Increasing the switch width reduces $R_{O N}$; however, it results in an increase in MPA and MPC (fig. 4.15(b)). For switches with a $1 \mu \mathrm{~m}$ heater, the MPC increases by 0.01 W per micron of switch width while the MPA increases by 0.07 W per micron of switch width. Therefore, there is a direct trade-off between $\mathrm{R}_{\mathrm{ON}}$ and MPA. The $\mathrm{R}_{\mathrm{ON}}-$ MPA product is minimized for $20 \mu \mathrm{~m}$ wide switches. A $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 400 nm long RF gap has the smallest $R_{O N}-$ MPA product of $1.3 \Omega-\mathrm{W}$.


### 4.4.5 Parallel Switches

Using devices where two switches and heaters are in parallel was also investigated on this sample (fig. 4.16). Both heaters could be pulsed simultaneously using a GSG probe (Ground-Signal-Ground) across pads H1, H2 and H3, respectively (fig. 4.16). The resistance of the two switches in parallel was measured across pads S 1 and S2 (fig. 4.16). The MPA was determined for all of the switch geometries
discussed earlier. However, not all of the switches that worked as a single switch were also successful in parallel. None of the switches with a $1 \mu \mathrm{~m}$ wide heater could be turned off before the heaters failed. Also, only a $3 \mu \mathrm{~m}$ wide heater was able to turn off a $30 \mu \mathrm{~m}$ wide switch with a 400 nm RF gap. For the switches that did work, it would be expected that the $R_{O N}$-MPA product would also remain the same. However, it was lower for the switches with the parallel heaters. The $R_{O N}$ of the switch was reduced by half, but the MPA did not double. After closer examination, this is due to the fact that the MPA is calculated based on the incidence pulse that arrives at a room temperature heater. However, when the heater increases in temperature, the power dissipated by the heater is different than when it was at room temperature. If the temperature of the heater is corrected for, the MPA for the switches in parallel is indeed twice that of a single switch. Table 4.1 shows the comparison for two $20 \mu \mathrm{~m}$ wide switches, with a $2 \mu \mathrm{~m}$ wide heater for a heater $\Delta \mathrm{T}$ of 1000 K .


|  | RF Gap <br> $(\mathrm{nm})$ | $R_{\text {on }}$ <br> $(\Omega)$ | Heater R <br> $(\Omega)$ | $\mathrm{V}_{\text {App }}$ <br> $(\mathrm{V})$ | MPA <br> $(\mathrm{W})$ | Heater R at Temp <br> $(\Omega)$ | V at Temp <br> $(\mathrm{V})$ | Power At Temp <br> $(\mathrm{W})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single | 400 | 0.93 | 19.2 | 10.3 | 1.70 | 55.5 | 10.8 | 2.12 |
| Single | 600 | 1.26 | 19.1 | 10.6 | 1.80 | 55.1 | 11.1 | 2.24 |
| Parallel | 400 | 0.51 | 8.3 | 15.8 | 2.44 | 26.3 | 10.9 | 4.51 |
| Parallel | 600 | 0.65 | 8.3 | 15.7 | 2.41 | 26.3 | 10.8 | 4.45 |
| Table 4.1: Comparison of |  |  |  |  |  |  |  |  |

Another application of parallel switches is to split a single $20 \mu \mathrm{~m}$ wide switch into two $10 \mu \mathrm{~m}$ wide switches in parallel. This has the advantage of reducing the voltage required to switch the device off. Table 4.2 shows the comparisons of a single $20 \mu \mathrm{~m}$ wide switch to two $10 \mu \mathrm{~m}$ wide switches in parallel ( $1 \mu \mathrm{~m}$ wide heater and 800 nm long RF Gap). The applied voltages $\left(V_{A p p}\right)$ from the pulse generator are similar; however, the incident voltage across the heater $\left(V_{I}\right)$ is only 3 V for parallel switches compared to 6.6 V for the single switch. The voltage across the heater for a heater $\Delta T$ of 1000 K is also lower for parallel switches. This demonstrates that using parallel switches is an effective way to reduce the voltage required to switch a device.

|  | $R_{\mathrm{ON}}$ <br> $(\Omega)$ | Heater R <br> $(\Omega)$ | $\mathrm{V}_{\text {App }}$ <br> $(\mathrm{V})$ | $\mathrm{V}_{1}$ <br> $(\mathrm{~V})$ | MPA <br> $(\mathrm{W})$ | Heater R at Temp <br> $(\Omega)$ | V at Temp <br> $(\mathrm{V})$ | Power At Temp <br> $(\mathrm{W})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1-20 \mu \mathrm{~m}$ | 1.82 | 34.5 | 8.1 | 6.6 | 1.27 | 138.9 | 11.9 | 1.02 |
| $2-10 \mu \mathrm{~m}$ | 2.13 | 10.7 | 8.4 | 3.0 | 0.82 | 36.6 | 7.1 | 1.38 |
| Table 4.2: Comparison of single $20 \mu \mathrm{~m}$ wide switch with two $10 \mu \mathrm{~m}$ wide switches in parallel |  |  |  |  |  |  |  |  |

### 4.7 AlN 200 nm Thick

### 4.7.1 Switches Fabricated

The last set of switches that will be discussed had 50 nm of GeTe with a 200 nm thick AlN barrier layer. Earlier in the chapter, switches with 105 nm and 170 nm of AlN were discussed. This set of devices was fabricated to see how thick the AlN barrier layer could be while still maintaining functionality. A schematic of the device cross-section can be seen in fig. 4.17. The switches were fabricated with the same 27 combinations of switch widths, heater widths and RF gap lengths as
previously discussed. However, only the switches with the $1 \mu \mathrm{~m}$ wide heater were able to be cycled off before the heater failed. The inability to turn the switches off with wider heaters is most likely due to the cooling time of the PC layer being too slow. As shown in the thermal model (fig. 4.6(a)), an increase in barrier layer thickness results in a larger thermal capacitance. When the thermal capacitance is increased due to an increase in barrier layer thickness as well as a wider heater, the cooling rate of the switch may be too slow to amorphize the PC material. A switch with a $2 \mu \mathrm{~m}$ wide heater was pulsed using 2.94 W of power before failure, compared to the 1.68 W required to amorphize a similar switch with a $1 \mu \mathrm{~m}$ wide heater.


### 4.7.1 MPA and MPC

As seen previously for switches with a $1 \mu \mathrm{~m}$ wide heater, the sheet resistance of the film in the switch differs from that measured on the Van der Pauw and TLM structures. Fig. 4.18(a) shows $R_{O N}$ versus RF gap length. The $R_{S}$ extracted from the plot was $57 \Omega / \square$ for the $20 \mu \mathrm{~m}$ and $30 \mu \mathrm{~m}$ wide switches while the $10 \mu \mathrm{~m}$ wide switch showed an $R_{S}$ of $88 \Omega / \square$. The contact resistance for the $20 \mu \mathrm{~m}$ and $30 \mu \mathrm{~m}$
wide switches was $19 \Omega-\mu \mathrm{m}$ for two contacts. The measured $\mathrm{R}_{\mathrm{S}}$ from the Van der Pauw structure was $72 \Omega / \square$ and $46 \Omega / \square$ off the TLM measurement. The reasons for these discrepancies are unknown.

The MPA and MPC were measured for switches with the $1 \mu \mathrm{~m}$ wide heater for all three RF gap lengths (fig 4.18(b)). The MPA increased by 0.1 W per micron of switch width and the MPC increased about 0.015 W per micron. Because of their high $R_{O N}$, the advantage of these switches cannot be determined until RF measurements are made. These switches required about $40 \%$ more power to turn off than the switches with 100 nm of GeTe and 100 nm of AlN.


Figure 4.18: (a) $R_{O N}$ versus RF gap length for $10 \mu \mathrm{~m}, 20 \mu \mathrm{~m}$ and $30 \mu \mathrm{~m}$ wide switch (b) MPA/MPC verses switch width for $400 \mathrm{~nm}, 600 \mathrm{~nm}$ and 800 nm long RF gaps

### 4.8 Summary

This chapter discussed the DC measurement setup as well as the DC measurement results for four different sets of switches. It has been shown that doubling the thickness of the AlN barrier layer resulted in a modest increases in MPA (14\%). The true benefits from thicker AlN will not be seen in the DC measurements but, rather, in the RF measurements that will be discussed in the next chapter.

Reducing the RF gap length reduces $R_{O N}$ more than it increases the MPA. The minimum $\mathrm{R}_{\mathrm{ON}}{ }^{-}$ MPA product of $2.4 \Omega-\mathrm{W}$ occurs at the shortest RF gap for the 50 nm thick GeTe. The cyclablity of the switches still needs to be further explored as the $R_{O N}$ increases after cycling the switch 50 times.

Increasing the width of the heater only increases the MPA of the switch. The switches currently have an $R_{O N}$ that is dependent on the heater width. This effect is larger for longer RF gaps. This dependence must be explored further as narrower heaters are required to reduce the MPA of the switch. Increasing the width of the switch reduces the resistance of the switch at the expense of MPA. Increasing the thickness does not appear to increase the MPA and only reduces the $R_{O N}$. The lowest achieved $R_{O N}{ }^{-}$ MPA product ( $1.3 \Omega-\mathrm{W}$ ) was for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and a 400 nm RF gap with 100 nm of GeTe.

A reduction in the sheet resistance of the GeTe in the PC switch is required to make further gains in lowering $R_{O N}$. Despite great efforts taken to reduce the resistivity of the GeTe and to minimize the contact resistance from the contact metallization on standalone structures, the results have not successfully been transferred to the PC switch in this work. There is no apparent reason why such a transfer would not, ultimately, be possible.

## Chapter 5: RF Switch Characterization

### 5.1 Abstract

This chapter discusses RF measurements made on 4-termainal RF PC switches using an AIN barrier layer to electrically isolate a high conductivity W heater. One-port and two-port S-parameter measurements were made on a variety of switch topologies. From these measurements, it has been determined that the lowest possible capacitance for a $20 \mu \mathrm{~m}$ wide is 10 fF . Increasing the AIN barrier past 170 nm does not reduce the OFF-state capacitance ( $C_{\text {OFF }}$ ). Reducing the RF gap length from 900 nm to 400 nm increases the cutoff frequency $\left(F_{C O}\right)$ from 4.5 THz to 7.2 THz despite an increase in $C_{O F F}$ from 11.7 fF to 15.4 fF . These switches have also been seen to have excellent power handling capabilities up to 20 dBm in both the ON and OFF-states. The highest performing switch demonstrated has an ON-state resistance of $1.15 \Omega$ and a $C_{O F F}$ of 14.4 fF for an $F_{C O}$ of 9.6 THz .

### 5.2 Introduction

The RF performance of the four terminal-inline PC switch is a critical factor in determining the switch's viability for use in reconfigurable RF circuits. RF switches require a low ON-state resistance $(<1 \Omega)$ while maintaining a high ON-OFF ratio $\left(10^{4}\right)$ which is a specification that these PC switches are uniquely positioned to meet. They also require a low OFF-capacitance ( $<15 \mathrm{fF}$ ) to insure proper isolation of the RF-signal at higher frequencies ( $>10 \mathrm{GHz}$ ). As discussed earlier, a common figure of merit used for RF switches is cutoff frequency $\left(F_{C O}\right)$, which is the frequency at which the magnitude of the off impedance is equal to the magnitude of the on impedance (as shown in eq. 5.1).

$$
\begin{equation*}
\left|R_{\text {ON }}\right|=\left|\frac{1}{j 2 \pi C_{\text {OFF }} f}\right| \tag{5.1}
\end{equation*}
$$

Eq. 5.1 can be simplified further by solving for $f$ as seen in eq. 5.2.

$$
\begin{equation*}
F_{C O}=\frac{1}{2 \pi R_{O N} C_{O F F}} \tag{5.2}
\end{equation*}
$$

RF switches with lower ON-state resistance and lower OFF-state capacitance result in a higher $F_{C O}$ and are thus higher preforming switches. This chapter will discuss the RF measurement test setup and de-embedding techniques used to extract the $R_{O N}$ and $C_{O F F}$ for the switches discussed in Chapter 4. All the measured switches will be compared to determine which parameters of the switch geometry result in the greatest increase in switch performance.

Two types of RF measurements were made for devices in this chapter: one-port S-parameter measurements and two-port S-parameter measurements. The first part of the chapter will discuss 1-port S-parameter measurements made on the devices that studied the effect of AlN thickness and RF gap length on RF performance. The second part of the chapter will use 2-port S-parameter measurements to study the effect of switch dimensions (switch width, heater width and RF-gap length) on RF performance. The effect of grounding the heater, cycling the switch and its power handling capabilities will also be examined.

### 5.3 One-Port S-Parameter Measurement Setup

One-port S-parameter measurements are made by applying an RF signal of varying frequencies but with constant power across the switch in both the ON and OFF-states. The amplitude and phase of the power reflected back from the switch can be used to determine the impedance of the switch, which can be interpreted through a model as its resistance and capacitance. One-port S-parameter measurements were conducted on the first two sets of devices discussed in Chapter 4.


Fig. 5.1 shows the measurement setup used to make the 1-port S-parameter measurement of the RF switch in the ON and OFF-states. Using S-G (signal-ground) microwave probes across P1 and P2 of the device (fig. 5.2(a)), 1-port S-parameter measurements are made using an Agilent 8364A Parametric Network Analyzer. The RF measurements in the OFF state are conducted by first applying a 100 ns long voltage pulse across the heater ( H 1 and H 2 [fig. $5.2(\mathrm{a})]$ ) at 0.1 V (into a $50 \Omega$ load) above the MPA voltage. The resistance of the switch is measured to ensure the switch is off by using a Keithley 2400 source meter to apply an I-V sweep from -100 nA to 100 nA through the bias tee of the PNA. The resistance of the heater is then measured by applying 12 V (from the Agilent E3648A) to the SPDT and using a Keithley 2400 to apply an I-V sweep from -1 mA to 1 mA across the heater pads, H 1 and H 2 . Once the resistance of the switch and heater are measured, the probes across the heater are lifted and the 1-port S-parameter measurements are conducted from 45 MHz to 20 GHz at -17 dB of RF power. The RF measurements of the switch in the ON -state are conducted by first applying a $1 \mu \mathrm{~s}$ long voltage pulse across the heater at 0.1 V above the MPC voltage. The resistance of the switch is then measured by applying an I-V sweep across the device from $-100 \mu \mathrm{~A}$ to $100 \mu \mathrm{~A}$. The resistance of the heater is measured in the same fashion as before. Finally, the heater probes are lifted and the 1-port S-parameter measurements are conducted from 45 MHz to 20 GHz at -17 dBm of RF power.


Figure 5.2: (a) 1-port switch (b) circuit model of 1-port switch, (c) open structure, (d) circuit model of open, (e) short structure, (f) circuit model of short, (g) capacitance model of DUT section of switch in the OFF-state

The S-parameter measurements are made not just on the device (DUT) but on all the pads and traces that lead up to the device. The circuit model of the switch is shown in fig. 5.2(b), in which the $D U T$ is modeled as a parallel combination of resistance $\left(R_{D U T}\right)$ and capacitance $\left(C_{D U T}\right)$. The pads and the traces leading up to the $D U T$ can be modeled as a parallel admittance $\left(\mathrm{Y}_{\mathrm{P}}\right)$ and a series impedance $\left(\mathrm{Z}_{\mathrm{S}}\right)$, respectively (fig. 5.2(b)). To de-embed these parasitic elements ( $Y_{P}$ and $Z_{S}$ ), S-parameters of open (fig. 5.2(c) (d)) and short (fig. 5.2(e), (f)) structures are measured and converted to Y-parameters ( $Y_{\text {OPEN, }}$, $Y_{\text {SHORT }}$ ). $Y_{P}$ (same as $Y_{\text {OPEN }}$ ) is then used to extract the series impedance, $Z_{S}$, using eq. 3.

$$
\begin{equation*}
Z_{S}=\frac{1}{Y_{\text {SHORT }}-Y_{P}} \tag{3}
\end{equation*}
$$

The measured S-parameters of the switch (converted to Y-parameters, $Y_{\text {SWITCH }}$ ), $Y_{P}$ and $Z_{S}$ are then used to extract $Z_{D U T}$ and $Y_{D U T}$ using eq. 4 .

$$
\begin{equation*}
Z_{D U T}=\frac{1}{Y_{D U T}}=\frac{1}{Y_{\text {SWITCH }}-Y_{P}}-Z_{S} \tag{4}
\end{equation*}
$$

The resistance and capacitance of the DUT can then calculated from $Y_{D U T}$ using eq. 5 and eq. 6 , respectively.

$$
\begin{align*}
& R_{D U T}=\frac{1}{\operatorname{Re}\left(Y_{D U T}\right)}  \tag{5}\\
& C_{D U T}=\frac{\operatorname{Im}\left(Y_{D U T}\right)}{2 \pi f} \tag{6}
\end{align*}
$$

This de-embedding technique is necessary to extract an accurate $R_{O N}$ and $C_{O F F}$ of the device.
Fig. $5.2(\mathrm{~g})$ shows the capacitance model of the switch where $C_{\text {OFF }}$ consists of a capacitor between the metal contacts $\left(C_{T T}\right)$ in parallel with two capacitors in series that are between the heater and the PC layer $\left(C_{T H}\right)$. There is also additional fringing capacitance that will be present between the heater pads and the switch. Because $R_{O N}$ and $C_{O F F}$ have some frequency dependence, the $F_{C O}$ is calculated from the resistance and capacitance values at 5 GHz .

### 5.4 AlN Thickness Study, 105 nm vs. 170 nm

One-port S-parameter measurements were made on two switches discussed in Chapter 4, with a 550 nm RF gap and AlN barrier thicknesses of 105 nm and 170 nm . Fig. 5.3 shows their de-embedded $R_{O N}$ and $C_{O F F}$ as a function of frequency. The ON -state resistances of both switches are $2 \Omega$ for frequencies up to 15 GHz . The OFF-state capacitance of the switch, which has a significant contribution from the heater, $C_{T H}$ (fig. $5.2(\mathrm{~g})$ ), is reduced from 15 fF to 10 fF when the AlN barrier thickness is increased from 105 nm to 170 nm . The $F_{C O}$ increases from 5.2 THz for 105 nm of AIN to 7.7 THz for 170 nm of AlN. The $F_{C O} /$ MPA ratio is $4.1 \mathrm{THz} / \mathrm{W}$ for 170 nm of AlN and $3.5 \mathrm{THz} / \mathrm{W}$ for 105 nm of AlN.

This shows that the $F_{C O}$ increases by more than the MPA for the additional thickness of the AlN barrier layer and can therefore achieve a higher bandwidth for the same amount of power.


Figure 5.3: De-embedded (a) ON resistance and (b) OFF capacitance of switch from 45 MHz to 20 GHz.

### 5.5 The Effect of RF Gap

The effect of the RF gap length on $R_{O N}$ and MPA has been shown in Chapter 4. Reducing the RF gap length reduces $R_{O N}$ by more than the MPA increases; therefore, shorter RF gaps are favorable for their DC characteristics. However, as the RF gap is reduced, the capacitance between the contacts ( $C_{T T}$ in fig. 5.2(g)) increases. One-port S-parameter measurements were made on switches with RF gaps ranging from 400 nm long to 900 nm long. The de-embedded $R_{O N}$ (fig. 5.4(a)) increases with RF gap length as seen from the DC measurements in Chapter 4. The de-embedded $C_{\text {OFF }}$ (fig. 5.4(b)) decreases as expected with an increasing RF gap from 15.4 fF for a 400 nm gap down to 11.8 fF for a 900 nm gap. The $F_{C O}$ (fig. 5.4(c)) increases with a decreasing RF gap length and is as high as 7.2 THz for a 400 nm RF gap. Therefore, $R_{O N}$ decreases more than $C_{O F F}$ increases. The $F_{C O} /$ MPA ratio also increases with a decreasing

RF gap length (fig. 5.4(d)), showing that reducing the RF gap improves the RF performance of the switch without a significant penalty in power.


Figure 5.4: De-embedded (a) ON resistance and (b) OFF capacitance of switch from 45 MHz to 20 GHz for various RF gap lengths. (c) Calculated $F_{C O}$ and (d) $F_{C O} /$ MPA ratio RF gaps from 400 nm to 900 nm

### 5.6 Two-Port S-Parameter Measurement Setup

The measurement setup for a 2-port S-parameter measurement is shown in fig. 5.5. Using a
Signal-Ground-Signal (SGS) microwave probe on S1, G and S2 (fig. 5.6(a)), the device is placed in the signal path between port 1 and port 2 of the PNA. The DC resistance of the switch is measured using the bias tee for both ports in the PNA. The device is switched by pulsing the heater across H1 and H2
(fig. 5.6(a)) in the same way as the 1-port measurement setup. The 2-port S-parameter measurements were made from 45 MHz to 14 GHz with the heater probes up and landed on H 1 and H 2 (fig. 5.6(a)), with -15 dBm of RF power unless otherwise noted.


Figure 5.5: RF measurement setup for 2-port S-parameters measurements


Figure 5.6: (a) 2-port switch and circuit model, (b) Through structure and circuit model and (c) Open structure and circuit model

Just like with the 1-port measurements, the 2-port S-parameter measurements of the switch are made not only of the $D U T$, but also on the pads and traces leading up to the $D U T$. The circuit model of
the switch shows that the pads and traces from each port leading up to the $D U T$ can be modeled as a parallel admittance $\left(Y_{P}\right)$ and a series impedance $\left(Z_{S}\right)$, respectively (fig. 5.2(a)). The $D U T$ is in parallel with the admittance due to the heater pads $\left(Y_{H P}\right)$ and is represented as $Y_{H D}\left(Y_{H D}=Y_{D U T}+Y_{H P}\right)$. To deembed these parasitic elements $\left(Y_{P}, Z_{S}\right.$ and $\left.Y_{H P}\right)$, 2-port S-parameters of through (fig. 6(b)) and open (fig. 5.6(c)) structures are measured. The S-parameters of the through structure are converted to Y-parameters $\left(Y_{\text {Thru }}\right)$. Using the Y-parameter matrix of the through structure (as shown in eq. 7), $Y_{P}$ and $Z_{S}$ can be calculated using eq. 8 and eq. 9 , respectively.

$$
\begin{gather*}
Y_{\text {Thru }}=\left(\begin{array}{cc}
Y_{P}+\frac{1}{2 Z_{S}} & \frac{-1}{2 Z_{S}} \\
\frac{-1}{2 Z_{S}} & Y_{P}+\frac{1}{2 Z_{S}}
\end{array}\right)  \tag{7}\\
Y_{P}=Y_{\text {Thru-11 }}+Y_{\text {Thru-12 }}  \tag{8}\\
Z_{P}=\frac{-1}{2 Y_{\text {Thru-12 }}} \tag{9}
\end{gather*}
$$

A Y-parameter matrix can be made for the left $\left(Y_{L}\right)$ and right side $\left(Y_{R}\right)$ of the through using eq. 10 and eq. 11, respectively.

$$
\begin{align*}
& Y_{L}=\left(\begin{array}{cc}
Y_{P}+\frac{1}{Z_{S}} & \frac{-1}{Z_{S}} \\
\frac{-1}{Z_{S}} & \frac{1}{Z_{S}}
\end{array}\right)  \tag{10}\\
& Y_{R}=\left(\begin{array}{cc}
\frac{1}{Z_{S}} & \frac{-1}{Z_{S}} \\
\frac{-1}{Z_{S}} & Y_{P}+\frac{1}{Z_{S}}
\end{array}\right) \tag{11}
\end{align*}
$$

Converting $Y_{L}$ and $Y_{R}$ to T-parameters allows for the de-embedding of the pads and traces from the switch, as well as the open structure. The T-parameters of the switch and open structure are shown in eq. 12 and eq. 13 , respectively. $T_{H P}$ are the T-parameters of the heater pads and $T_{H D}$ are the T-parameters of the heater pads in parallel with the DUT.

$$
\begin{align*}
& T_{\text {Switch }}=T_{L} \cdot T_{H D} \cdot T_{R}  \tag{12}\\
& T_{\text {Open }}=T_{L} \cdot T_{H P} \cdot T_{R} \tag{13}
\end{align*}
$$

$T_{H D}$ and $T_{H P}$ can be calculated using eq. 14 and eq. 15 , respectively.

$$
\begin{align*}
& T_{H D}=T_{L}^{-1} \cdot T_{\text {Switch }} \cdot T_{R}^{-1}  \tag{14}\\
& T_{H P}=T_{L}^{-1} \cdot T_{\text {Open }} \cdot T_{R}^{-1} \tag{15}
\end{align*}
$$

The Y-parameters of the DUT are calculated by converting $T_{H D}$ and $T_{H P}$ to Y-parameters and using eq. 16.

$$
\begin{equation*}
Y_{D U T}=Y_{H D}-Y_{H P} \tag{16}
\end{equation*}
$$

$Y_{D U T}$ can then be converted back to S-parameters, while $R_{D U T}$ and $C_{D U T}$ of the device can calculated from $\mathrm{Y}_{21}$ of the $D U T\left(Y_{D U T-21}\right)$ using eq. 17 and eq. 18, respectively.

$$
\begin{align*}
& R_{D U T}=\frac{1}{\operatorname{Re}\left(-Y_{D U T-21}\right)}  \tag{17}\\
& C_{D U T}=\frac{\operatorname{Im}\left(-Y_{D U T-21}\right)}{2 \pi f} \tag{18}
\end{align*}
$$

This 2-port de-embedding technique is necessary to extract accurate S-parameters of the device, as well as $R_{\text {ON }}$ and $C_{\text {OFF }}$.

### 5.7 GeTe 100 nm Thick

### 5.7.1 RF Gap

Two-port measurements were made on two sets of switches. The first set of switches that will be discussed consisted of 100 nm GeTe with a 100 nm thick AlN barrier layer. The second set consisted of 50 nm of GeTe with a 200 nm thick AlN barrier layer, as previously discussed in Chapter 4. The $\mathrm{S}_{21}$ of three switches ( $20 \mu \mathrm{~m}$ wide with $1 \mu \mathrm{~m}$ wide heater) with RF gaps of $400 \mathrm{~nm}, 600 \mathrm{~nm}$ and 800 nm in the ON (fig. 5.7(a)) and OFF-state (fig. 5.7 (b)) were measured from 45 MHz to 14 GHz with the heater probes in the up position. The insertion loss of the switches in the ON-state (fig. 5.7(a)) reduces with RF gap. This is consistent with the reduction in $R_{O N}$ seen in the DC measurements. The insertion loss of the 400 nm RF gap becomes worse at higher frequencies. This is because the heater probes were accidently still landed when this measurement was made. The effect of the heater being grounded will be discussed in the next section. The insertion loss of the 600 nm and 800 nm RF gap remains relatively constant up to 14 GHz with the 600 nm gap never dropping below -0.15 dB and the 800 nm gap never dropping below -0.175 . The insertion loss of the 400 nm RF gap was about 0.05 dB higher than that of the 600 nm RF gap. Had the heaters probes been lifted during the measurement, it most likely would not have been below -0.1 dB . The isolation of the switches in the OFF-state is similar for all three RF gaps. The 800 nm RF gap has an isolation of 21 dB at 14 GHz , while the 400 nm and 600 nm have 20 db of isolation. The capacitance for the 400 nm RF gap is actually lower at 14.4 fF versus 15.4 fF for the 600 nm RF gap.

The $\mathrm{F}_{\mathrm{CO}}$ of the switches is calculated from the $\mathrm{R}_{\mathrm{ON}}$ and $\mathrm{C}_{\mathrm{OFF}}$ at 4 GHz and plotted verses RF gap length (fig. 5.7(c)). The $F_{C O}$ decreases with RF gap length just as it did in the previous set of samples discussed. The $F_{C O}$ is as high as 9.6 THz for the switch with a 400 nm RF gap. The $F_{C O}$ might have been even higher if the measurement was taken with the heater probes lifted, because the $R_{O N}$ is a strong function of frequency when the heater probes are landed. The $F_{C O} /$ MPA ratio also decreases with
increasing RF gap length. By increasing the GeTe thickness to 100 nm from 50 nm , the $\mathrm{F}_{\mathrm{CO}} / \mathrm{MPA}$ ratio increased from $4 \mathrm{THz} / \mathrm{W}$ to over $7 \mathrm{THz} / \mathrm{W}$. Thus, reducing the RF gap length and increasing the GeTe thickness not only improves RF performance, but does so without significantly increasing power.


Figure 5.7: De-embedded (a) insertion-loss and (b) isolation with an RF gap of 400 nm (red), 600 nm (blue) and 800 nm (green) for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater. (c) $F_{C O}$ and (b) $F_{C O} /$ MPA for three switches measured.

### 5.7.2 Grounding of Heaters

In El-Hinnawy et al., the authors discuss the effect of grounding the heaters on the RF performance of the switch [15]. When the switch is in the ON-state and the heaters are grounded, some
of the RF power that enters the switch leaks out to ground through the heater. $C_{T H}$ (fig. $\left.5.2(\mathrm{~g})\right)$ acts as a shunt capacitor to ground and, as a result, increases the insertion loss of the switch at higher frequencies. When the switch is in the OFF-state, the shunt capacitance to ground actually increases the isolation of the switch resulting in a lower apparent $C_{O F F}$ of the device. The grounded heater effect can also be seen when the heater probes are landed in this test setup. The insertion-loss and isolation of a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and a 600 nm long RF gap can be seen in fig. 5.8. When the heater probes are landed, there is a significant increase in the insertion loss after 1 GHz . The $\mathrm{S}_{21}$ of the switch drops to -4.8 dB at 14 GHz and, when the heater probes are lifted, it never gets below -0.15 dB . The isolation of the switch increases by 2 dB when the heater probes are landed.


Figure 5.8: De-embedded (a) insertion-loss and (b) isolation for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap when the heater probes are in the up position (blue) and landed (green)

Table 5.1 summarizes the effect of landing the heater pads on $R_{O N}, C_{O F F}$ and $F_{C O}$ for $20 \mu \mathrm{~m}$ wide switches with a $1 \mu \mathrm{~m}$ wide heater. The switch resistance in the ON -state increases by about $0.1 \Omega$ when the heater probes are landed. The increase in $R_{O N}$ is even greater at higher frequencies. The capacitance in the OFF-state decreases over 4 fF when the heater probes are landed. This results in a significant increase in $F_{C O}$. The apparent $F_{C O}$ of the switch increases from 10.5 THz to 13.7 THz when the heater probes are landed.

| Switch Width ( $\mu \mathrm{m}$ ) | Heater Width ( $\mu \mathrm{m}$ ) | RF Gap Length (nm) | Probes Up R ${ }_{\mathrm{ON}}$ ( $\Omega$ | Probes Landed $\mathrm{R}_{\mathrm{ov}}(\boldsymbol{\Omega})$ | Probes Up C ${ }_{\text {OFF }}$ (fF) | Probes Landed $\mathrm{C}_{\mathrm{ofF}}$ <br> (fF) | Probes Up F <br> (THz) | Probes Landed $\mathrm{F}_{\mathrm{co}}$ (THz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | 1 | 400 | 1.05* | 1.15 | 14.5 | 10.1 | 10.5 | 13.7 |
| 20 | 1 | 600 | 1.47 | 1.58 | 15.5 | 11.2 | 7.0 | 9.0 |
| 20 | 1 | 800 | 2.00 | 2.08 | 12.8 | 8.5 | 6.2 | 9 |

Table 5.1: Summary of RF switch performance with heater probes landed and in the up position $* \mathrm{R}_{\text {ON }}$ taken at 45 MHZ and not 5 GHZ because heater up data was not taken for this device

### 5.7.3 Cycling Data

Fig. 5.9 shows the insertion-loss and isolation of a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and a 600 nm long RF gap for 5 ON -and-OFF cycles of the switch. The measurement was taken with the heater probes landed because the test was automated and the probe station does not have motorized control over the probes. Cycling the switch does not show any change in the RF performance of the switch.


Figure 5.9: De-embedded (a) insertion-loss and (b) isolation for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap for 5 ON/OFF cycles

### 5.7.4 RF Switch Power Handling Capabilities

Another $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and a 600 nm long RF gap was tested to determine the effects of RF power on the RF performance of the switch. Normally, the S-parameter measurements are taken with an output power of -15 dBm from the PNA. The output power from the PNA was increased from - 15 dBm to 20 dBm in 5 dBm increments and the S-parameters were measured for the switch in the ON-(fig. 5.10(a)) and OFF-state (fig. 5.10(b)). This test was also automated and therefore required the heater probes to be landed during the measurement. The output power did not affect insertion loss of the switch in the ON -state until it was above 5 dBm . At 10 dBm and above the insertion loss only increased by 0.1 dB at 1 GHz and reduced as the frequency increased. The output power did not affect the isolation of the switch in the OFF-state. The power handling capabilities of these types of switches are usually limited by their RF performance in the OFF state. In the OFF-state, the switches may be required to standoff large RF powers which in turn lead to large voltages. The large voltages across the switch could lead to the switch turning ON spontaneously due to ovonic memory switching [18]. This switch is able to standoff over 20 dBm of RF power ( 100 mW ); however' this is only 3.2 V into a $50 \Omega$ load. Higher RF power could not be tested because the PNA used had a maximum output power of 20 dBm . DC threshold voltage measurements have not been made on these devices.


Figure 5.10: De-embedded (a) insertion-loss and (b) isolation for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap for PNA output power from -15 dBm to 20 dBm

### 5.7.5 Heater Width

The effect of the heater width on the insertion loss and isolation for a $20 \mu \mathrm{~m}$ wide switch with a 600 nm long RF gap is shown in fig. 5.11(a) and fig. 5.11(b), respectively. The insertion loss for the $1 \mu \mathrm{~m}$ heater is slightly higher than that for the $2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ wide heaters for frequencies less than 10 GHz . The increase in insertion loss is due to a larger $R_{O N}$ that is seen for the $1 \mu \mathrm{~m}$ wide heater. The isolation decreases for wider heaters. A $3 \mu \mathrm{~m}$ wide heater has 16 dB of isolation while a $1 \mu \mathrm{~m}$ wide heater has over 19 dB of isolation. This decrease in isolation is expected due to the larger OFF capacitance associated with a wider heater. The $F_{C O}$ of the three switches decreases with heater width due to the increase in $C_{\text {OFF }}$. The difference in $F_{C o}$ between a $1 \mu \mathrm{~m}$ and $2 \mu \mathrm{~m}$ heater is not as large due to a large $R_{O N}$ for the $1 \mu \mathrm{~m}$ wide heater. Fig. 5.11(d) shows the OFF-state capacitance as a function of heater width for all three switch widths ( $10 \mu \mathrm{~m}, 20 \mu \mathrm{~m}$ and $30 \mu \mathrm{~m}$ ). For a $20 \mu \mathrm{~m}$ wide switch, the capacitance increases by 4.3 fF per micron of heater width. For a heater width of " 0 " $\mu \mathrm{m}$, the capacitance of the switch would still be 9.7 fF . That capacitance includes any fringing capacitance between the switch and the heater pads as well as $C_{T T}($ fig $5.2(\mathrm{~g}))$. Increasing the width of the heater not only degraded the RF performance of the switch but also increased the power required to switch the device, thus making heater width a parameter that should be minimized.


Figure 5.11: De-embedded (a) insertion-loss (b) isolation and (c) $\mathrm{F}_{\mathrm{CO}}$ for a $20 \mu \mathrm{~m}$ wide switch with a 600 nm long RF gap for a $1 \mu \mathrm{~m}$ (red), $2 \mu \mathrm{~m}$ (blue) and $3 \mu \mathrm{~m}$ (green) wide heater (d) OFF capacitance as a function of heater width for $10 \mu \mathrm{~m}$ (red), $20 \mu \mathrm{~m}$ (blue) and $30 \mu \mathrm{~m}$ wide switches

### 5.7.6 Switch Width

The effect of the switch width on the insertion loss and isolation for switches with a $1 \mu \mathrm{~m}$ wide heater and 800 nm long RF gap are shown in fig. 5.12(a) and fig. 5.12(b), respectively. As expected, the insertion loss decreases with increasing switch width (fig. 5.12(a)). This is due to $R_{O N}$ decreasing as switch width increases. For a $10 \mu \mathrm{~m}$ wide switch, the insertion loss is as high as 0.32 dB and reduces to 0.17 dB and 0.13 dB for a $20 \mu \mathrm{~m}$ switch and a $30 \mu \mathrm{~m}$ wide switch, respectively. The isolation of the switches in the OFF-state reduces as switch width increases (fig. 5.12(b)). This decrease in isolation is
due to an increase in $C_{O F F}$ as switch width increases. The isolation for a $10 \mu \mathrm{~m}$ wide switch is 25 dB at 14 GHz ; however, this reduces down to 21 dB and 18 dB for a $20 \mu \mathrm{~m}$ switch and a $30 \mu \mathrm{~m}$ wide switch, respectively. The $F_{C O}$ increases for wider switches from 5.4 THz for a $10 \mu \mathrm{~m}$ wide switch to 6.4 THz for a $30 \mu \mathrm{~m}$ wide switch. This increase is because $R_{\text {ON }}$ scales with switch width while $C_{\text {OFF }}$ does not due the presence of fringing capacitance between the switch and the heater pads. The fringing capacitance can be determined by plotting $C_{\text {OFF }}$ as a function of switch width (fig. 5.12(d)) for each width of heater ( $1 \mu \mathrm{~m}$, $2 \mu \mathrm{~m}$ and $3 \mu \mathrm{~m}$ ). The capacitance for a " 0 " $\mu \mathrm{m}$ wide switch is 3.7 fF for all heater widths. This capacitance is the fringing capacitance of the switch. For a switch with a $1 \mu \mathrm{~m}$ wide heater, the OFF-state capacitance increases by $0.51 \mathrm{fF} / \mu \mathrm{m}$ of switch width when the AlN barrier layer is 100 nm thick. Using the capacitance for a " 0 " $\mu \mathrm{m}$ wide heater (fig. $5.11(\mathrm{~d})$ ) along with the capacitance from a " 0 " $\mu \mathrm{m}$ wide switch, $C_{T T}$ can be calculated to be $0.3 \mathrm{fF} / \mu \mathrm{m}$ of switch width. This shows that the contact metallization contributes more capacitance to the switch than does the heater.


Figure 5.12: De-embedded (a) insertion-loss (b) isolation and (c) $\mathrm{F}_{\mathrm{CO}}$ for a $10 \mu \mathrm{~m}$ (red), $20 \mu \mathrm{~m}$ (blue) and $30 \mu \mathrm{~m}$ (green) wide switches with a 600 nm long RF gap for a $1 \mu \mathrm{~m}$ wide heater (d) OFF capacitance as a function of switch width for $1 \mu \mathrm{~m}$ (red), $2 \mu \mathrm{~m}$ (blue) and $3 \mu \mathrm{~m}$ wide heaters

### 5.7.7 Parallel Switches

The use of two parallel switches of equivalent size has been shown in Chapter 4 to reduce the DC
resistance of the switch by almost in half. The effect of two switches in parallel on RF performance still needs to be further explored. The insertion loss and isolation of a $20 \mu \mathrm{~m}$ wide switch with a $2 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap are shown as a single switch (blue) and as two switches in parallel (green) in fig. 5.13(a) and fig. $5.13(\mathrm{~b})$, respectively. The use of another switch in parallel significantly reduces the insertion loss from 0.1 dB to 0.05 dB at low frequencies $(<1 \mathrm{GHz})$. At frequencies above 7 GHz ,
there appears to be a gain in the parallel switches. This gain is most likely due to a resonance from the traces that were not completely de-embedded out of the measurement. As expected, the isolation of the two switches in parallel is significantly lower due to an increase in $C_{\text {OFF }}(17.1 \mathrm{fF}$ to 32.2 fF$)$. The isolation drops from 18 dB for 1 switch to 13 dB for two switches in parallel. The $\mathrm{F}_{\mathrm{CO}}$ for the parallel switch is lower ( 5.8 THz ) than the single switch $(6.8 \mathrm{THz})$ because $R_{O N}$ has a large frequency dependence ( $0.6 \Omega$ at 45 MHz and $0.85 \Omega$ at 4 GHz ) that is not present in the single switch. This is more evidence that the parallel switches are not fully de-embedded.


Figure 5.13: De-embedded (a) insertion-loss and (b) isolation for a single switch (blue) and two parallel switches (green) that are $20 \mu \mathrm{~m}$ with a $2 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap

The previous example of parallel switches would be used in applications where a low $\mathrm{R}_{\mathrm{ON}}$ and minimal insertion loss are required at the expense of $C_{O F F}$ and isolation. However, parallel switches can also be used to reduce the voltage required to turn off a switch as shown in Chapter 4. Fig. 5.14 shows the insertion loss and isolation for a single $20 \mu \mathrm{~m}$ wide switch (blue) and two $10 \mu \mathrm{~m}$ wide switches in parallel (green). The switches measured have a $1 \mu \mathrm{~m}$ wide heater and an 800 nm long RF gap. The insertion loss for both switches at low frequencies ( $<2 \mathrm{GHz}$ ) is 0.16 db . As the frequency increases, the insertion loss for the parallel switches reduces further as was seen in the previous example of parallel switches. The isolation for the parallel switches is slightly worse ( 20 dB for the parallel switches and

21 dB for the single switch) because of a slightly higher $C_{\text {OFF }}(14.4 \mathrm{fF}$ for the parallel switches and 12.8 fF for the single switch). The additional capacitance is due to the additional fringing associated with the extra heater pad. As a result, the $F_{C O}$ reduced from 6.2 THz to 5.3 THz by using two $10 \mu \mathrm{~m}$ wide switches in parallel instead of a single $20 \mu \mathrm{~m}$ wide switch.


Figure 5.14: De-embedded (a) insertion-loss and (b) isolation for a single $20 \mu \mathrm{~m}$ wide switch (blue) and two $10 \mu \mathrm{~m}$ switches in parallel (green) that have a $1 \mu \mathrm{~m}$ wide heater and 800 nm long RF gap

### 5.8 AlN 200 nm Thick

### 5.8.1 AlN 100 nm vs. 200 nm

The last devices that will be discussed in this chapter have 50 nm of GeTe with a 200 nm thick AIN barrier layer. As discussed in the previous chapter, these devices were fabricated to determine how thick the AIN barrier could be while still maintaining switch functionality and whether the capacitance of the switch could be reduced below the 10 fF measured for 170 nm of AlN. Fig. 5.15 compares the isolation and insertion loss of two switches ( $20 \mu \mathrm{~m}$ wide, $1 \mu \mathrm{~m}$ wide heater and 600 nm RF Gap): one with 100 nm of GeTe and 100 nm of AlN (red) and the other with 50 nm of GeTe and 200 nm of AlN (blue). As expected, the insertion loss (fig. 5.15(a)) is much higher for the switch with 200 nm of AlN because the GeTe is half as thick ( $R_{O N}$ is $3.35 \Omega$ for 50 nm GeTe and $1.48 \Omega$ for 100 nm GeTe ).

However, the additional AIN does significantly increase the isolation of the switch in the OFF-state from 20 dB for 100 nm of AlN to 24 dB for 200 nm of AlN at 14 GHz . This increase in isolation is due to a reduction in $C_{O F F}$ from 15.6 fF to 10.1 fF .


Figure 5.15: De-embedded (a) insertion-loss and (b) isolation for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap for 100 nm of AlN with 100 nm of GeTe (red) and 200 nm of AlN with 50 nm of GeTe (blue)

### 5.8.2 OFF-Capacitance

The OFF-capacitance of the switches as a function of switch width can be seen in fig. 5.16. The capacitance increases for switches with shorter RF gaps. The fringing capacitance of the switches that can be extracted from the $y$-intercept of the fit are between 3.3 fF and 4.4 fF , which is similar to the 3.7 fF that was seen for the previous set of switches. The slope of the fit is as low as $0.26 \mathrm{fF} / \mu \mathrm{m}$ for an 800 nm RF gap and increases to $0.4 \mathrm{fF} / \mu \mathrm{m}$ for a 400 nm RF gap. The three RF gaps have an average slope of 0.32 fF per micron of switch width with 3.9 fF of fringing capacitance. For 100 nm AlN, the slope of the fit for a $1 \mu \mathrm{~m}$ wide heater was $0.51 \mathrm{fF} / \mu \mathrm{m}$. It was previously noted that the capacitance associated with $C_{T T}$ was $0.3 \mathrm{fF} / \mu \mathrm{m}$ of the 100 nm thick AlN, which should not be dependent on AlN thickness. Therefore when 200 nm of AIN is used, the capacitance attributed by the heater is 0 fF . For the first set of samples discussed in this chapter, $C_{\text {OFF }}$ for 170 nm of AlN was 10 fF . For a similar device with 200 nm AlN, the
capacitance is 10.1 fF . This suggests that the capacitance of a $20 \mu \mathrm{~m}$ wide switch can never be below 10 fF and that going above 170 nm of AIN has no benefit to capacitance. Additionally, it requires power to turn the switch off. The 10 fF limit is also seen in fig. 5.11(d) where the capacitance of a $20 \mu \mathrm{~m}$ switch with a " 0 " $\mu \mathrm{m}$ wide heater is 9.7 fF .


### 5.8.3 Grounded Heaters

The effect on the insertion loss and isolation of having the heaters probes landed for a switch with 100 nm AlN (red) and 200 nm of AlN (blue) is shown in fig. 5.17. The difference in insertion loss at low frequencies ( $<1 \mathrm{GHz}$ ) is due to the larger $\mathrm{R}_{\mathrm{ON}}$ for the switch for the 200 nm of AlN that was discussed earlier. However, the increase in the insertion loss is less severe for the thicker AlN. When the heater probes are up, the difference in insertion loss at 10 GHz is about 0.15 dB . However, when they are landed, the difference is only 0.1 dB . This reduction is due to a smaller shunt capacitance to ground from the increase in AlN thickness. The additional AlN also positively affects the isolation of the switch when the heater probes are landed. The isolation for 100 nm of AlN increases by about 2 dB when the heater
probes are landed and by 3 dB for 200 nm of AlN. This shows that increasing the AlN thickness has benefits if the switch design requires the heater to be grounded during operation.


Figure 5.17: De-embedded (a) insertion-loss and (b) isolation for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater and 600 nm long RF gap for 100 nm of AlN (red) and 200 nm of AlN (blue) when the heater probes are in the up position (dotted line) and landed (solid line)

### 5.9 Switch Dimension Comparison

In Chapter 4, the MPA- $R_{O N}$ product of a switch was introduced to compare the different switches fabricated. The goal of that figure of merit was to show how much power was needed for a $1 \Omega$ switch with different switch dimensions. A lower MPA- $R_{O N}$ product signified a better, more efficient switch. In this chapter, the $F_{C O}$ of a switch was calculated to determine the RF performance of the switch and the $F_{C O} /$ MPA ratio was used to demonstrate how much RF performance a given switch topology has for 1 W of power. However, the $F_{C O} / \mathrm{MPA}$ ratio can only be used to compare switches of the same width because, as switch width increases, the MPA increases by more quickly than does the $F_{C O}$. A new metric must be used to compare switches of different widths. The metric that will be used is the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio. Switches with a higher $F_{C O} /$ MPA- $R_{O N}$ are more desirable because they have higher RF performance, which results in a more efficient switch. This new metric will be used to compare all switch dimensions (switch width, heater width, RF gap length, AlN thickness and GeTe thickness) to determine which dimensions are the most important in maximizing the performance of the switch.


Fig. 5.18 shows the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio plotted against switch width. For a better comparison only switches with a $1 \mu \mathrm{~m}$ heater were included in the plot. The plot suggests that 20 um wide switches have significantly better performance. However, the majority of the switches fabricated were $20 \mu \mathrm{~m}$ wide which skews the plot. The switches that are marked with an arrow in fig. 5.18 have the same switch dimensions. The plot shows that $20 \mu \mathrm{~m}$ wide switches are slightly better, but it is not as significant as the plot suggests. This is expected because, while the $F_{C O}$ does scale slightly with heater width, the MPA$R_{O N}$ product should not.


The $F_{C O} /$ MPA- $R_{O N}$ ratio is plotted against heater width for switches with 100 nm of GeTe in fig. 5.19. Switches with different RF gaps are color-coded. Reducing the heater width not only reduces the MPA of the switch but also the OFF-state capacitance, making narrow heaters ideal. The $F_{C O} /$ MPA- $R_{O N}$ ratio is not as high for the 600 nm and 800 nm RF gap switches with a $1 \mu \mathrm{~m}$ wide heater because of their dependence of $R_{O N}$ on heater width.

Increasing the GeTe thickness significantly improves the performance of the switch. Fig. 5.20 shows the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio plotted against GeTe thickness for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 100 nm of AlN. For each increase in RF gap, the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio nearly doubles. The highest $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio is $6.3 \mathrm{THz} / \mathrm{W}-\Omega$ in a switch with 100 nm of GeTe and only $2.7 \mathrm{THz} / \mathrm{W}-\Omega$ with 50 nm of GeTe . Increasing the GeTe thickness results in $\mathrm{R}_{\mathrm{ON}}$ decreasing without the MPA increasing.


Figure 5.20: $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio plotted against GeTe thickness for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 100 nm of AIN

The MPA- $R_{O N}$ product as well as the $F_{C O}$ both improve as the RF gap shrinks. Therefore, it not surprising that the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio also increases as the RF gap becomes narrower. The $F_{C O} / \mathrm{MPA}-$ $R_{O N}$ ratio is plotted against RF gap length for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 50 nm of GeTe in fig. 5.21. For each AIN thickness, the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio increases as the RF gap becomes narrower. The $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio nearly triples by reducing the RF gap from 900 nm to 400 nm long. Reducing the RF gap length is an effective way to increases the performance of the switch.


Figure 5.21: $F_{C O} /$ MPA- $R_{O N}$ ratio plotted against RF gap length for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 50 nm of GeTe.

In the beginning of the chapter, it has been shown that increasing the AlN thickness from 105 nm to 170 nm improves the $F_{C O} / \mathrm{MPA}$ ratio for the same $\mathrm{R}_{\mathrm{ON}}$. The RF measurements on the 200 nm thick AlN switches reveal that the OFF- state capacitance of the switch does not reduce below 10 fF . Therefore, it should not be expected that continuing to increase the AlN thickness would result in higher performing switches. Fig. 5.22 shows the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio plotted against AlN thickness for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 50 nm of GeTe . The plot shows that increasing the AlN thickness to 200 nm actually reduces the $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio. As shown in Chapter 4, part of the reduction is due to the higher than expected $R_{\text {ON }}$ for the switches with 200 nm of AlN. Three switches are marked in fig. 5.22 that have similar RF gaps. This demonstrates that there is some benefit in increasing
the AlN thickness to 170 nm but it is very minimal. Increasing the AlN thickness above 170 nm does not have any benefits because $C_{O F F}$ does not continue to reduce.


Figure 5.22: $F_{C O} /$ MPA- $R_{O N}$ ratio plotted against AIN thickness for $20 \mu \mathrm{~m}$ wide switches with $1 \mu \mathrm{~m}$ wide heaters and 50 nm of GeTe

From the $F_{C O} /$ MPA- $R_{O N}$ ratio plots above, it becomes obvious that the three major parameters of the switch that must be focused on are heater width, GeTe thickness and RF gap length. The switch width and AIN thickness are not major factors in the performance of the switch. Using 100 nm of GeTe with a $1 \mu \mathrm{~m}$ wide heater and a 400 nm RF gap allows for a $F_{C O} / \mathrm{MPA}-R_{O N}$ ratio in excess of $6 \mathrm{THz} / \mathrm{W}-\Omega$.

### 5.10 Summary

This chapter discussed the RF performance of four sets of switches fabricated using both 1-port and 2-port measurement techniques. Increasing the AIN thickness from 105 nm to 170 nm does reduce $C_{\text {OFF }}$ without significantly increasing the MPA of the switch. However, it has been shown that increasing the AlN thickness beyond 170 nm does not further reduce $C_{\text {OFF }}$ and that the minimum capacitance for a $20 \mu \mathrm{~m}$ wide switch with a $1 \mu \mathrm{~m}$ wide heater is approximately 10 fF . Therefore, there is no advantage in having the AlN barrier layer above 170 nm thick.

Reducing the RF gap length has been shown to significantly improve RF performance for multiple sets of switches. The resistance of the switch in the ON-state reduces by more than the OFFstate capacitance and MPA increase. Increasing the GeTe thickness also improves the RF performance of the switch without increasing the MPA.

Measuring the 2-port S-parameters with the heater probes landed significantly alters the RF performance of the switch. When the heater probes are landed, an additional shunt capacitance to ground is present causing the insertion loss to increase at higher frequencies when the switch is ON. However, the isolation of the switch in the OFF-state improves when the heater probes are down and reduces the effective OFF-capacitance of the switch.

The RF performance of the switch does not seem to change with cycles. The switch is able to handle 20 dBm of RF power in both the ON and OFF-state. The power handling of the switch shows promising results but tests up to 30 dBm still need to be conducted.

Using two switches in parallel does allow for a reduction in $R_{O N}$ without significantly diminishing $\mathrm{F}_{\mathrm{CO}}$. Splitting a switch into two parallel segments allows for a reduction in the voltage required to switch the device while only slightly increasing $C_{O F F}$ and reducing the $F_{C O}$. The switch with the highest $F_{C O}$ (9.6 THz) had an MPA of 1.32 . This switch had 100 nm of GeTe with a 100 nm thick AlN barrier layer. This switch was $20 \mu \mathrm{~m}$ wide with a $1 \mu \mathrm{~m}$ wide heater and a 400 nm long RF gap. This switch takes advantage of the significant increase RF performance due reducing RF gap length and increasing GeTe thickness.

## Chapter 6: Integration with RF CMOS Circuits


#### Abstract

6.1 Abstract

This chapter presents in-situ reconfiguration of a CMOS inductor-capacitor voltage controlled oscillator (LC-VCO) and narrowband CMOS low noise amplifier (LNA) over two widely separated frequency bands using RF PC witches. The LC-VCO was reconfigured using a via style RF PC switch while the LNA was reconfigured using a 4-terminal RF PC switch. A special solder bump bonding process was used to bond externally fabricated CMOS chips with in-house fabricated PC switches. The bump bonding process developed had $100 \%$ bond yielded with minimal effect on the RF performance of the CMOS circuits. The presence of the solder bumps and PC switch in the $3 / 5 \mathrm{GHz}$ LNA resulted in less than a 2 dB reduction in gain and a minimal increase in noise figure from 2 dB to 3 dB .


### 6.2 Introduction

Fabricating and testing standalone RF switches is important in order to isolate their electrical performance. However, to determine their viability in RF systems, they must be integrated with RF CMOS circuits. There are two ways in which the switches can be integrated with CMOS circuits: fabricating the switches directly on the CMOS chip or fabricating switches on a separate chip and then bump bonding them to the CMOS chip. In this work, the latter technique is used in an attempt to control the thermal environment of the switch during operation. As noted in a previous chapter, the cooling time of the switch is important to determine whether the PC-material can be amorphized. Additionally, fabricating the switch on a thermally conductive substrate, such as sapphire, is important in achieving fast cooling times. However, in CMOS, the top layers of the chip are comprised of $\mathrm{SiO}_{2}$ and are microns thick in which, due to its low thermal conductivity ( $1 \mathrm{~W} / \mathrm{m}-\mathrm{K}$ ), the cooling time would be too long to amorphize the switch. A thick, thermally conductive ( $>5 \mu \mathrm{~m}$ ), electrically insulating layer, such as AIN, needs to be added before the fabrication of the switch takes place. The individual CMOS chips are also
very small, less the 3 mm on each side, making them very difficult to handle. Fabricating switches on a separate wafer solves these problems but requires the CMOS chip to be bump bonded to a PC chip. This technique requires additional processing to both the PC chip and CMOS chip. This chapter will discuss the additional processing required to bump bond the chips together, the bonding process and any added steps that must be taken to ensure a functioning integrated chip. This chapter will also discuss the successful integration of RF PC switches with an LC VCO and an LNA.

### 6.3 Flip Chip Solder Bump Bonding Process

The first step is to build the solder bumps on the desired pads. The bumps consist of two layers: a
Cu stud that is about $10 \mu \mathrm{~m}$ tall and $10 \mu \mathrm{~m}$ of Sn solder. The pads on the CMOS chip can be recessed as much as $4 \mu \mathrm{~m}$ into the top passivation layer of the chip (fig, 6.1). The Cu stud is used to act as a standoff between the CMOS chip and the PC chip, preventing the solder from reflowing into undesired places.


### 6.3.1 Solder Bump Process Flow

The process flow for the fabricating the solder bumps is shown in fig. 6.2. The first step is to deposit the Cu seed layer needed for electroplating the Cu studs and Sn bumps. This is done by first sputter etching the surface of the PC chip for 5 minutes to remove any oxide that might be present on the Cu pads, then depositing 10 nm of Ta followed by 100 nm of Cu using DC magnetron sputtering. After the seed layer is deposited, $20+\mu \mathrm{m}$ of photoresist is spun onto the PC chip using a double coating process. Circular windows are exposed over the Cu pads and the photoresist then is developed to create the plating mask for the Cu studs and Sn bumps. Next, a 1 minute $\mathrm{O}_{2}$ descum in the parallel plater RIE is completed to remove any residual resist that may be present on the Cu pads where the electroplating is to take place. The sample is then placed in a Cu electroplating bath.


Using a pulsed power supply, with 15 ms of forward current and 1 ms of reverse current per pulse, for 100 minutes results in $10 \mu \mathrm{~m}$ of plated Cu . The sample is then transferred to the Sn plating bath. The same pulsed power supply settings are used to plate the Sn for 8 minutes yielding $10 \mu \mathrm{~m}$ of solder bumps. Once the plating is completed, the photo resist is stripped and the $\mathrm{Cu} / \mathrm{Ta}$ seep layer is removed using an $\mathrm{Ar}^{+}$ion mill. Figure 3 shows the first generation of solder bumps after plating (fig. $6.3(\mathrm{a}),(\mathrm{b}))$ and after reflow at $300^{\circ} \mathrm{C}$ (fig. $6.3(\mathrm{c})$ ). The solder bumps are $50 \mu \mathrm{~m}$ wide with a $100 \mu \mathrm{~m}$ pitch.


### 6.3.2 CMOS Preparation

The CMOS chips also require post-processing before the bump bonding occurs because they arrive from the foundry with Al pads. The Sn solder bumps do not achieve adequate mechanical contact
with the Al pads and, therefore, Au must be deposited on the pads. An electroless Au plating process is used to deposit Au on to the Al pads. Au cannot be plated directly onto the Al . Therefore, Zn must be plated first which is followed by Ni plating. Finally, Au is plated onto the Ni. CMOS chips are first bonded to a 1 inch Si carrier wafer using photoresist for easier sample handling. The wafer is dipped in phosphoric acid for 30 seconds to remove any oxide that may have formed on the Al pads and is then rinsed with DI water. Next, Zn is electroless plated for 45 seconds at $40^{\circ} \mathrm{C}$. Then, the sample is desmutted using a $20 \%$ nitric acid solution for 15 seconds. More Zn is then plated, using a separate bath for 30 seconds also at $40^{\circ} \mathrm{C}$. After the second Zn layer is completed, the sample is rinsed with DI water and then placed in the electroless NI plating solution at $90^{\circ} \mathrm{C}$ for 10 minutes. The sample is then rinsed with DI water and placed in the Au electroplating bath at $70^{\circ} \mathrm{C}$ for 10 minutes. Once the Au plating is completed, the sample is removed and then rinsed using DI water. It is carefully dried using compressed $\mathrm{N}_{2}$. The individual CMOS chips are removed from the carrier wafer using acetone and IPA. The resulting Au film thickness is about 130 nm which is sufficient for bonding to take place.

The CMOS chips go though one last process before the bump bonding takes place. To ensure the solder bumps make good electrical and mechanical contact with the Au pads and Cu studs, solder flux is spun onto the CMOS chip. This is accomplished by mounting the CMOS chips using $90^{\circ} \mathrm{C}$ heat release tape on a 1 inch Si carrier wafer. Then 5RMA liquid flux from INDIUM Corporation is spun onto the carrier wafer at 6000 RPM for 60 seconds. Once completed, the wafer is placed on $115^{\circ} \mathrm{C}$ hotplate to release the CMOS chips.

### 6.3.3 Flip Chip Bonding

Once the solder bumps are plated onto the PC chip and the Au and solder flux is on the CMOS chip, both chips are ready to be bonded. The bonding takes places on a Laurie M flip chip die bonder.

The two chips are first aligned using an optical probe. Once alignment is complete, the optical probe is retracted and bonding can begin.

The bonding processes occurs in 4 steps. First, the two chips are pressed together with a force configuration of 1000 grams. Next, the chips are heated to $300^{\circ} \mathrm{C}$ to melt the Sn bumps. Once the temperature of the chips reaches $300^{\circ} \mathrm{C}$, the force configuration is reduced to 115 grams. The chips are then cooled to room temperature while holding the force configuration constant at 115 grams. Once the bonding is complete, the bonded chips are soaked in acetic acid over night to remove any oxidation that may have occurred on the Cu pads that will be probed for testing.

### 6.4 LC-VCO

There have been two CMOS circuits that have been successfully integrated with PC switches using this solder bumping process that has been developed. The first was a reconfigurable LC VCO [4] that used three-terminal PC via switches (fig. 6.4). These switches were actuated by driving current directly though the PC-material to induce joule heating in the via. The PC switches were used to change the inductance seen by the VCO. The bonded chips can be seen in fig. 4. The solder bumps were on 100 $\mu \mathrm{m}$ wide Cu pads that were spaced $150 \mu \mathrm{~m}$ apart. The reconfigurable LC VCO was able to oscillate when powered. This demonstrates that the solder bumping process was successful with a $100 \%$ solder bump yield. The performance of the VCO can be seen in C. Wen et al. [4].


### 6.5 3/5 GHz LNA

### 6.5.1 Switches Fabricated

A $3 / 5 \mathrm{GHz}$ reconfigurable LNA was also integrated with a single phase change switch (fig. 6.5)
[8] using the solder bumping process. A 4-terminal inline RF PC switch was used to switch between the 3 and 5 GHZ modes of the LNA. Two CMOS LNAs were bonded to two different PC chips. The PC chip included a PC switch as well as power supply voltage lines and control voltage lines that required electrical connections to the CMOS chip. Two control samples were also bonded to CMOS LNAs where the PC switch is replaced with an ideal open switch or ideal short switch. For the ideal open switch, the PC-material and Au metallization layers are removed while, for the ideal short switch, the PC-material is replaced with Au. These control samples were used to determine the effect of the solder bumps on the

LNA's performance. Due to the smaller width of the CMOS chip and the greater number of pads needed, the size of the solder bumps had to be reduced to $50 \mu \mathrm{~m}$ with a $50 \mu \mathrm{~m}$ spacing.


### 6.5.2 Standalone Switch Measurements

The two standard $20 \mu \mathrm{~m}$ wide switches with different RF gap lengths were integrated with the CMOS LNA. Switch 1 had an RF gap length of 600 nm while switch 2 had an RF gap length of 500 nm (fig. 6.6(a)). The MPA, MPC, cyclability and RF properties of similar standalone switches were measured on the same fabricated wafer. The resistance of both heaters was $39 \Omega$. The initial resistance of switch 1 was $2.0 \Omega$ and, for switch 2 , the resistance was $1.7 \Omega$. The difference in resistance was to be expected due to switch 2 having a shorter RF gap, which resulted a slightly higher MPA of 1.62 W
compared to 1.56 W for switch 1 (fig. 6.6(b)). The MPC was 0.33 W and 0.35 W for switches 1 and 2, respectively. Switch 2 was pulsed 100 times between the ON and OFF state (fig. 6.6(d)), using a 100 ns long OFF pulse at $9.2 \mathrm{~V}(1.7 \mathrm{~W})$ and a $1 \mu \mathrm{~s}$ long ON pulse at $4.4 \mathrm{~V}(0.38 \mathrm{~W})$.


Figure 6.6: (a) Cartoon cross-section of fabricated switches, (b) MPA for 100 ns OFF pulse and (c) MPC for $1 \mu$ SN pulse for switches 1 and 2 (d) cycling performance for switch 2 [8]

RF measurements were also made on standalone devices similar to switches 1 and 2 that were bonded to the LNA. Using the VNA, 1-port measurements were made with the switches in both the ON and OFF state. Using the de-embedding techniques discussed in an earlier chapter, $R_{O N}($ fig. 6.7(a)) and
$C_{\text {OFF }}$ (fig. (6.7(b)) were measured from 1 GHz to 7 GHz , which covers both bands of operation in the LNA. The ON state resistance was $2.1 \Omega$ and $1.6 \Omega$ for switches 1 and 2 , respectively. The OFF state capacitance was 13.8 fF and 15.5 fF for switches 1 and 2, respectively. This resulted in an $F_{C O}$ of 5.5 THz for switch 1 and 6.4 THz for switch 2 .


Figure 6.7: (a) ON state resistance and (b) OFF state capacitance for switch 1 and 2 from 45 MHz to 10 GHz [8]

### 6.5.3 LNA Performance

In conjunction with Rahul Singh, $S_{21}$ and noise figure measurements (NF) were made on 6 different LNAs (fig. 6.8). When the switch is "ON" or shorted, the LNA operates in the 3 GHz mode. When the switch is "OFF" or open, the LNA operated in the 5 GHz mode. Each mode of operation was measured of three different circuit setups: CMOS only, ideal short/open switches and RF PC switches. The CMOS only measurements were made directly on the CMOS LNA without it being bumped bonded to another chip. For the short-open measurements, a CMOS LNA was bump bonded to a chip where Au replaced the PC material in the switch to act as an ideal short switch and another where the PC material was completely removed to act as an ideal open switch. The other two LNAs were bump bonded to PC switch 1 ( 600 nm RF gap) and switch 2 ( 500 nm RF Gap).


Figure 6.8: (a) Measured $\mathrm{S}_{21}$ and (b) noise figure of the LNA for a short and open on the CMOS (green), short and open solder bumped to CMOS (purple), switch 1 (red) and switch 2 (blue) solder bumped to CMOS [8]

The measured $S_{21}$ of the LNA does not seem to be affected by the addition of the solder bumps.
The maximum gain is 20.6 dB in the 3 GHz mode and 21.6 dB in the 5 GHz mode when measured directly on the CMOS LNA. When measured on the LNAs bump bonded to an ideal short and open switch, the gain reduces slightly to 20.2 dB and to 20.55 dB for the 3 and 5 GHz modes, respectively. The addition of the solder bumps appears to have more impact on the noise figure of the LNA than on the gain. The noise figure increases from 1.9 dB to 2.55 dB in the 3 GHz mode and from 2.25 dB to 2.8 dB in the 5 GHz mode. However, the increase in the noise figure is modest and the solder bumping process contributes minimal performance degradation to the reconfigurable LNA.

When the PC switches replace the ideal short and open switch, the performance of the LNA in the 3 GHz mode suffers more than in the 5 GHz mode. In the 3 GHz mode, the gain is 17.5 dB for switch 1 and 19.5 dB for switch 2 with respective noise figures of 3.41 dB and 2.85 dB . For the 5 GHz mode, the gain is 20.9 dB and 20.1 dB for switches 1 and 2, respectively, which is within 0.7 dB of the gain for the LNA bonded to an ideal open switch. The noise figure in the 5 GHz mode for switches 1 and 2 is 2.86 dB which is within 0.1 dB of the noise figure for the ideal open switch. This suggests that the OFF state capacitance has less of an impact on the performance of the LNA than does the ON state resistance. The
reduction in S 21 for switch 1 in the 3 GHz mode is probably due to increased contact resistance between the solder bumps and the aluminum bond pads on the CMOS chip due to a weak solder joint. Both switches were also cycled on and off 5 times while the S21 of the LNA was measured after the switches were turned off and then again after they were turned back on (fig. 6.9 ). The gain of the LNA in both modes was not affected by the cycling of the switch.


Figure 6.9: Measured S21 for LNA solder bumped to (a) switch 1 and (b) switch 2 over 5 transformation cycles [8]

A summary of the measurements result of the LAN are shown in table 6.1. The effect of the PC switch and solder bumps can be most clearly seen while analyzing the NF of the LNA when the switch is in the ON -state ( 3 GHz Mode). The addition of the solder bumps results in a 0.65 dB increase in NF while the PC switch only increases the NF by 0.3 dB . This shows that a fully integrated switch directly on the CMOS circuit would result in a NF of no more than 2.2 dB .

|  | 3 GHz Mode (Switch ON) |  | 5 GHz Mode (Switch OFF) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{21}(\mathrm{~dB})$ | $\mathrm{NF}(\mathrm{dB})$ | $\mathrm{S}_{21}(\mathrm{~dB})$ | $\mathrm{NF}(\mathrm{dB})$ |
| CMOS Only | 20.6 | 1.90 | 21.6 | 2.25 |
| Bonded Chip | 20.2 | 2.55 | 20.8 | 2.80 |
| Bonded Chip with <br> PC 1 | 17.5 | 3.41 | 20.9 | 2.86 |
| Bonded Chip with <br> PC 2 | 19.5 | 2.85 | 20.1 | 2.86 |
| Table 6.1: Summary of LNA performance [8] |  |  |  |  |

### 6.6 Summary

Measuring the performance of a standalone RF switch is important, but its true impact cannot be determined until it is successfully integrated with RF circuits to achieve the reconfigurability that otherwise would not be possible. Using a solder bump bonding process, fabricated RF PC switches have been successfully integrated with RF CMOS circuits. The solder bump process has a $100 \%$ bonding yield and contributes minimal performance degradation to the RF circuit. A reconfigurable LNA that has the ability to operate at both 3 GHz and 5 GHz using a single 4-terminal inline RF phase change switch has been demonstrated, while simultaneously achieving the RF performance of non-reconfigurable CMOS circuits. The addition of a bonded chip with a PC switch resulted in a 0.65 increase in NF from the bonding and only 0.3 dB from the switch in the 3 GHz mode. This illustrates the promise of these switches as an enabling technology for complex field-programmable transceivers. The reconfigurability would not be possible using traditional RF CMOS technology.

## Chapter 7: Conclusions and Outlook

### 7.1 Conclusions

This thesis detailed the design and performance of a 4-terminal RF PC switch for use in reconfigurable RR circuits. A 3-D model of the switch was developed and its validity was established by comparing it to measured results. In order to ensure the model's accuracy, it included the temperature dependent thermal conductivity and heat capacity of the sapphire substrate. A thermal interface conductance of $200 \mathrm{MW} / \mathrm{m}^{2}-\mathrm{K}$ between the W heater and the sapphire substrate as well as the TCR of the W heater were also included in the model to improve accuracy. Using a 2-D model, the $F_{C O}$ of the switch was shown to double by reducing the RF gap length from 900 nm to 100 nm . The simulations also showed that increasing the heater width had no performance benefits due to a reduction in $F_{C O}$ with an increase in MPA. The use of a notch in the GeTe for a 100 nm long RF gap was shown to reduce the MPA more effectively then increasing the RF gap length.

Three major contributions have been achieved regarding the materials used in the PC switch. The introduction of low resistivity W for the heater, AlN for the barrier layer, and low resistivity GeTe have the ability to double the $F_{C O} /$ MPA ratio. Low resistivity $\mathrm{W}(72 \mathrm{n} \Omega-\mathrm{m})$ allows for a reduction of voltage required to switch the device as well as increased heater reliability when compared to a NiCrSi heater ( 18.6 V for NiCrSi and 8.4 V for W ). The inclusion of AlN barrier layer enables an increase in electrical isolation of the heater from the RF signal path while still maintaining the desired thermal coupling to the PC layer. The use of co-deposition from elemental Ge and Te targets onto a heated substrate allowed for a reduction in GeTe resistivity from $3 \mu \Omega-\mathrm{m}$ to $1.5 \mu \Omega-\mathrm{m}$. This single improvement in GeTe resistivity will enable a doubling in RF performance.

DC and RF measurements were taken on an array of switches with varied switch width, heater width, RF gap length, AlN thickness and GeTe thickness. Increasing the GeTe thickness from 50 nm to 100 nm reduces $R_{O N}$ without increasing the MPA. Reducing the RF gap length also increases the $F_{C O}$ of
the switch with minimal increases in MPA. Increasing the AlN thickness from 105 nm to 170 nm does reduce the OFF-state capacitance of the switch from 15 fF to 10 fF , with only a $14 \%$ increase in MPA. However, increasing the AIN thickness even further, to 200 nm , did not cause any further reduction in $\mathrm{C}_{\text {OFF }}$, thereby leading to the conclusion that a $20 \mu \mathrm{~m}$ wide switch cannot have a capacitance less than 10 fF . Of that 10 fF of capacitance, 3.7 fF is attributed to the fringing capacitance from switch to the heater pads. The remaining capacitance is due to the contact metallization.

Increasing the width of the heater only increases the MPA and $C_{O F F}$ of the switch. Therefore, it is a design feature that should be minimized. Increasing the switch width does increase its $F_{C O}$ : however, this effect is not as substantial as reducing the RF gap length and increasing the GeTe thickness. The use of two $10 \mu \mathrm{~m}$ wide switches in parallel allowed for a significant reduction in the voltage required the transform the switch with only a slight increase in $C_{O F F}$. The ability to reduce the voltage requirements of the switch is necessary to allow the heaters to be driven with on-chip CMOS circuitry instead of by an external pulse generator.

The fabricated switches demonstrated promising power handling capabilities. Switches in both the ON and OFF-state were able withstand 20 dBm of RF power without effecting the switches' RF performance. Cycling of the switch (5 cycles) also did not affect the RF performance of the switch. However, when the switch was cycled ( 99 cycles) using DC measurements only, the $R_{O N}$ of the switch began to increase after 50 cycles. The $R_{O N}$ of the switch went from $1.7 \Omega$ to almost $5 \Omega$ at the end of 99 cycles.

The integration of theses switches into a reconfigurable $3 / 5 \mathrm{GHz}$ LNA, using a special solder bump bonding process that was developed specifically for use in this application, was also demonstrated. The addition of the switch or the solder bumps did not degrade the RF performance of the LNA. This demonstrates that this RF switch technology can be stably and reversibly reconfigured to achieve wideband functionality while maintaining the RF performance of narrowband non-reconfigurable CMOS
circuits. The addition of the solder bumps results in a 0.65 dB increase in NF while the PC switch only increases the NF by 0.3 dB in the 3 GHz mode when the switch is in the ON-state.

### 7.2 Future Work

Despite all of the advancements in RF PC switch performance that this research has developed and demonstrated, there is still more work to be done. An explanation regarding the reasons for the resistivity of the GeTe in the switch differs from sheet film measurements is needed. If the resistivity of the GeTe in the switch can be reduced to the $1.5 \mu \Omega$-m measured on sheet films, the $R_{O N}$ of the switch has the potential to drop in half. Reducing the contact resistance to the GeTe is also important to allow for further reductions in $R_{O N}$. Using another contact metal such as Ni may lead to lower contact resistance as well as improve cyclability of the switch.

Monolithic integration of this switch into a backend CMOS process is required to ensure its viability as a future technology. There are currently two major obstacles that must be overcome in order to achieve full integration with CMOS circuits. The first is that the thermal environment of the switch must be improved. There is approximately $10 \mu \mathrm{~m}$ of $\mathrm{SiO}_{2}$ on top of the Si substrate. Building a PC switch on that much oxide would not be possible. The cooling time of the switch would be too long and the switch could never be turned off. A thick thermally conductive layer, such as AlN, on top of the $\mathrm{SiO}_{2}$ must be present to act as a thermal ground for the switch. This would allow for the decrease in cooling time needed to amorphize the PC material. The required thickness of AlN needed should be simulated to determine its viability and be experimentally verified. The voltage required to amophize the switch must also be reduced if the heater is to be driven using CMOS circuitry. There are a number of ways this can be accomplished. The first method would be to increase the efficiency of the heating of the PC material by patterning the AIN layer. By having the AIN only on top of the heater and back filling the rest of the region with $\mathrm{SiO}_{2}$, the AlN would act as a heat funnel while the $\mathrm{SiO}_{2}$ would prevent lateral heat spreading.

This not only reduces the power and voltage required to switch the device, but would also decrease the cooling time of the switch by reducing the volume of material that is heated. The thickness of the heater should also be increased to reduce its resistance, thereby reducing the voltage needed to reach the same power. Splitting the switch into multiple parallel segments would also reduce the effective heater resistance. Using all of these techniques should enable on-chip reconfiguration capabilities that have never been accomplished before.

The power handling capabilities of these RF switches must also be further examined. Current tests show promising results up to 20 dBm of incident power but, due to the limitations of the instrumentation used, higher powers could not be tested. The ability to hold up to 30 dBm of incident power is needed if these switches are to be used in power amplifier applications. The use of switches in series and parallel combinations could allow for increased power handing capabilities without sacrificing RF performance.

This 4-terminal RF PC switch has the capacity to revolutionize reconfigurable RF circuits. Its ability to have sub $1 \Omega$ resistance in the ON -state and electrically decouple the programming signal from the RF signal path uniquely positions this switch technology for reconfigurable RF applications. It is not unreasonable to think this switch technology could be present in every new cellphone manufactured within the next 5 to 10 years.

### 7.3 Contributions and Publications

This section will outline the publication, both submitted and in-progress, along with their contributions that arose form the work discussed in this thesis.

1. AIN Barriers for Capacitance Reduction in Phase-Change RF Switches

Electron Device Letters

- In review
a. First introduction of AIN as the barrier layer in an RF PC switch
b. Outlines the befits of AIN over $\operatorname{SiN}_{\mathrm{x}}$ for both reducing MPA and heater temperature for a given $F_{C O}$ using simulations
c. Shows the reduction in $C_{\text {OFF }}$ from 15 fF to 10 fF increasing the AlN barrier layer thickness from 105 nm to 170 nm
d. Uses situation results to demonstrate the increase in MPA from making the AlN barrier layer thicker is to due an increase in thermal capacitance and not an increase in thermal impendence due to the additional AIN

2. Design and Optimization of Phase-Change RF Switches

Transactions on Microwave Theory and Techniques

- In preparation
a. Outlines the benefits of reducing the RF gap length by showing an increasing in $F_{C O} / \mathrm{MPA}$ for shorter RF gaps
b. Shows that reducing the heater width reduces the MPA while increasing the switch $F_{C O}$ and extrapolating to a " 0 " width heater
c. Compare $C_{\text {OFF }}$ for different width switches to determine the fringing capacitance of the switch and the how much capacitance is contributed by the metal contacts and how much is contributed by the heater
d. Show the effect of increasing the AlN to 200 nm on $C_{\text {OFF }}$ and that the capacitance attributed by the heater has disappeared
e. Corroborate the previous results with the insertion-loss of a grounded heater for both 100 nm and 200 nm of AlN
f. Outline the path for scaling the device to allow for CMOS driven heaters and that segmented switches are the solution and show an example of a segmented switch

3. Reliability of Tungsten Micro-Heaters for use in RF Phase-Change Switches

Electron Device Letters

- Final stages of data collection
a. Show the effect of heated W deposition on both resistivity and TCR for deposition temperatures of $25^{\circ} \mathrm{C}, 400^{\circ} \mathrm{C}$ and $850^{\circ} \mathrm{C}$
b. Use simulations to show that reducing the W resistivity is critical to reducing the voltage required to amorphize the PC material
c. Show the XRD data for all three deposition temperatures of W
d. Show heater reliability data of all three W films for different heater lengths and widths - still need to me measured
e. Conclude that the increase in deposition temperature results in more durable heaters
f. Conclude that longer heater are more fragile

4. Developing Low Resistivity GeTe films for RF Phase-Change Switches

Journal of Vacuum Science and Technology B

- Final stages of data collection
a. Detail the process used for reducing the resistivity of the GeTe to $1.5 \mu \Omega-\mathrm{m}$
b. Show the resistivity and RMS roughness dependence on deposition temperature - still needs to be measured for a complete set of films
c. Show resistivity as a function of composition - may need the RBS or other technique to determine the composition of the films
d. Outline the importance of reducing the resistivity of the GeTe on both $F_{C O}$ and MPA

5. A $3 / 5 \mathrm{GHz}$ Reconfigurable CMOS Low-Noise Amplifier Integrated with a Four-Terminal PhaseChange RF Switch
R. Singh, G. Slovin, M. Xu, A. Khairi, S. Kundu, T. E. Schlesinger, J. A. Bain, and J. Paramesh International Electron Device Meetings - 2015
a. Demonstrated reconfigurable $3 / 5 \mathrm{GHz}$ CMOS LNA using an RF PC switch
b. Showed solder bumping process introduced greatest degradation in noise figure of 0.6 dB
c. Showed RF PC switch only introduce 0.3 dB degradation in noise figure
d. Amplifier gain was unaffected by the presence of the switch in both the ON and OFF-state
e. Amplifier gain was unaffected by cycling the switch between the ON and OFF-state five times
6. A Phase-Change Via-Reconfigurable CMOS LC VCO
C.-Y. Wen, G. Slovin, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, and J. Paramesh

IEEE Trans. Electron Devices, vol. 60, no. 12, pp. 3979-3988, 2013
a. Demonstrated reconfigurable LC VCO using via-style RF PC switch
b. Via-style switch was used to tune inductors to allow for a wider tuning range VCO
7. A process for transferring and patterning InAs quantum dot optical gain media for HAMR near field optical sources
E. B. Quirk, A. Gamble, R. Hussin, G. Slovin, Y. Kong, T. E. Schlesinger, J. A. Bain, K.

Kuriyama, and Y. Luo
IEEE Trans. Magn., vol. 49, no. 7, pp. 3564-3567, 2013
a. Not related to this work and was a side project

## Appendix

Detailed process flow for standard switch and solder bumps

Sapphire Substrate Cleaning
8. Ultrasonic substrates in acetone of 10 minutes
9. Rinse with IPA and dry with $\mathrm{N}_{2}$
10. IPC barrel etch in $\mathrm{O}_{2}$ at 1 Torr for 1 minute with 100 W of RF power

Deposit W in AJA

1. Preheat the substrate at $850^{\circ} \mathrm{C}$ for 5 minutes
2. Pre-sputter W at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar}$ ) for 10 minutes with 50 W of DC Power
3. Deposit W at $3 \mathrm{mTorr}(60 \mathrm{sccm}$ Ar) for 1800 seconds with 50 W of DC Power $\sim 70 \mathrm{~nm}$

Pattern W Heater

1. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
2. HMDS of \#4 10 minute vapor prime at $150^{\circ} \mathrm{C}$
3. Spin coat AZ4110 at 4000 RPM for 60 seconds
4. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
5. Expose photoresist for 20 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
6. Develop in AZ4000K 1:4 for 2.5 to 3 minutes
7. Flood expose resist for 70 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
8. Etch W in Plasma -Therm Parallel Plate RIE
a. $\mathrm{CHF}_{3} 22.5 \mathrm{SCCM}$
b. $\mathrm{O}_{2} 16 \mathrm{SCCM}$
c. $\quad 100 \mathrm{mTorr}$
d. 100 W RF ( $\sim 350 \mathrm{~V}$ bias)
e. 6 minutes
9. Soften photoresist in IPC barrel etcher with $\mathrm{O}_{2}$ at 1 Torr for 3 minute with 200 W of RF power
10. Ultrasonic sample for 10 minutes in acetone
11. Rinse with IPA and dry with $\mathrm{N}_{2}$

Despite AlN in Tegal

1. Sputter etch substrate at 15 SCCM Ar for 1 minute at 100 W RF power
2. Reactive sputter Al
a. Ar 23 SCCM
b. $\mathrm{N}_{2} 32$ SCCM
c. 7 kW AC power
d. 300 W DC power
e. 80 seconds $\sim 100 \mathrm{~nm}$

Deposit GeTe in AJA

1. Preheat the substrate at $160^{\circ} \mathrm{C}$ for 5 minutes
2. Sputter etch substrate at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 1 minutes at 50 W RF power
3. Pre-sputter at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 5 minutes with Ge at 35 W DC and Te at 25 W RF power
4. Deposit at 3 mTorr ( 60 sccm Ar) for 415 seconds with Ge at 35 W DC and Te at 25 W RF power $\sim 50 \mathrm{~nm}$

## Pattern GeTe

1. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
2. HMDS of \#4 10 minute vapor prime at $150^{\circ} \mathrm{C}$
3. Spin coat AZ4110 at 4000 RPM for 60 seconds
4. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
5. Expose photoresist for 20 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
6. Develop in AZ Developer 1:1 for 3 to 3.5 minutes
7. Etch in Commonwealth Scientific Ion Mill (Hazardous)
a. $\operatorname{Ar} 1.2 \times 10^{-4}$ Torr ( $\sim 4 \mathrm{SCCM}$ )
b. Wait $30+$ minutes for gas pressure to stabilize
c. $\quad 10 \mathrm{~mA}$ and 500 V
d. When neutralizing current is on -1 mA
e. 4 minutes
8. Soften photoresist in IPC barrel etcher with $\mathrm{O}_{2}$ at 1 Torr for 3 minute with 200 W of RF power
9. Ultrasonic sample for 10 minutes in acetone
10. Rinse with IPA and dry with $\mathrm{N}_{2}$

## Contacts E-Beam Patterning

1. Spin coat PMMA A7 at 1000 RPM for 90 seconds
2. Bake on $150^{\circ} \mathrm{C}$ hotplate for 2 minutes
3. Deposit $\sim 10 \mathrm{~nm}$ of AlSiCu in CVC
a. 5 mTorr 50 SCCM Ar
b. 250 W DC power
c. 25 seconds
4. Expose patterns using FEI Sirion 400 SEM / JC Nabity NPGS E-Beam Lithography
a. Spot size $1(25-30 \mathrm{pA})$
b. $300 \mu \mathrm{C} / \mathrm{cm}^{2}$
c. Mag 1700x
d. Center to Center and Line to Line Spacing of $\sim 8 \mathrm{~nm}$
5. Strip AlSiCu by dipping in AZ400K 1:3 for 30 seconds
6. DI rinse and $\mathrm{N}_{2}$ dry
7. Develop in MIBK:IPA 1:3 for 60 seconds
8. Dip in IPA for 15 seconds
9. $\mathrm{N}_{2}$ Dry
10. Descum in IPC barrel etch with $\mathrm{O}_{2}$ at 1 Torr for 2 minute with 100 W of RF power

Deposit W/Au contacts in AJA

1. Sputter etch substrate at 3 mTorr ( 60 sccm Ar ) for 1-3 minutes at 50 W RF power
2. Pre-sputter W at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 10 minutes with 50 W of DC power
3. Deposit W at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 300 seconds with 50 W of DC power $\sim 10 \mathrm{~nm}$
4. Deposit Au at $3 \mathrm{mTorr}(60 \mathrm{sccm}$ Ar) for 1600 seconds with 50 W of DC power $\sim 130 \mathrm{~nm}$
5. Ultrasonic sample in acetone for 10 minutes or until liftoff is complete
6. Rinse with IPA and $\mathrm{N}_{2}$ dry

Deposit $\mathrm{SiO}_{2}$ in AJA

1. Pre-sputter $\mathrm{SiO}_{2}$ at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 5 minutes with 250 W of RF power
2. Deposit $\mathrm{SiO}_{2}$ at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 3105 seconds with 250 W of RF power $\sim 100 \mathrm{~nm}$

Pattern Vias in $\mathrm{SiO}_{2}$

1. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
2. HMDS of \#4 10 minute vapor prime at $150^{\circ} \mathrm{C}$
3. Spin coat AZ4110 at 4000 RPM for 60 seconds
4. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
5. Expose photoresist for 25 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
6. Develop in AZ4000K 1:4 for 2.5 to 3 minutes
7. Etch $\mathrm{SiO}_{2}$ in Plasma -Therm Parallel Plate RIE
a. $\mathrm{CHF}_{3} 22.5 \mathrm{SCCM}$
b. $\mathrm{O}_{2} 16 \mathrm{SCCM}$
c. $\quad 100 \mathrm{mTorr}$
d. $\quad 100 \mathrm{~W}$ RF ( $\sim 350 \mathrm{~V}$ bias)
e. 2.5 minutes
8. Soften photoresist in IPC barrel etcher with $\mathrm{O}_{2}$ at 1 Torr for 3 minute with 200 W of RF power
9. Ultrasonic sample for 10 minutes in acetone
10. Rinse with IPA and dry with $\mathrm{N}_{2}$

Pattern Vias in AlN

1. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
2. HMDS of \#4 10 minute vapor prime at $150^{\circ} \mathrm{C}$
3. Spin coat AZ4110 at 4000 RPM for 60 seconds
4. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
5. Expose photoresist for 25 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
6. Develop in AZ4000K 1:4 for 2.5 to 3 minutes
7. Etch AlN in Plasma -Therm ICP Versaline RIE
a. $\mathrm{Cl}_{2} 25 \mathrm{SCCM}$
b. $\mathrm{BCl}_{3} 5 \mathrm{SCCM}$
c. Ar 70 SCCM
d. 5 mTorr
e. 100 W ICP power
f. 30 W bias power
g. 150 seconds
8. Soften photoresist in IPC barrel etcher with $\mathrm{O}_{2}$ at 1 Torr for 3 minute with 200 W of RF power
9. Ultrasonic sample for 10 minutes in acetone
10. Rinse with IPA and dry with $\mathrm{N}_{2}$

Electroplate Cu pads and traces

1. Deposit Cu seed layer in CVC
a. Sputter etch sample at $5 \mathrm{mT}(50 \mathrm{SCCM} \mathrm{Ar})$ for 3 minutes at 100 RF power
b. Deposit Ta at 5 mT ( 50 SCCM Ar) for 85 seconds at 100 W DC power $\sim 10 \mathrm{~nm}$
c. Deposit Cu 5 mT ( 50 SCCM Ar) for 155 seconds at 250 W DC power $\sim 100 \mathrm{~nm}$
2. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
3. Spin coat HMDS at 4000 RPM for 30 seconds
4. Spin coat AZ4210 at 4000 RPM for 60 seconds
5. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
6. Expose photoresist for 25 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
7. Develop in AZ4000K 1:4 for 2.5 to 3 minutes
8. Descum in IPC barrel etcher with $\mathrm{O}_{2}$ at 1 Torr for 2 minute with 100 W of RF power
9. Electroplate in Cu plating solution
a. 93 mA forward current for 15 ms
b. -0.1 mA reverse current for 1 ms
c. Plate for 20 minutes $\sim 2 \mu \mathrm{~m}$
10. Strip photoresist in acetone then rinse with IPA and $\mathrm{N}_{2}$ dry
11. Remove seed layer in Commonwealth Scientific Ion Mill
a. 40 mA
b. 500 V
c. -002 mA when neutralizing current is on
d. 7 minutes

Deposit $\mathrm{SiO}_{2}$

1. Pre-sputter $\mathrm{SiO}_{2}$ at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 5 minutes with 250 W of RF power
2. Deposit $\mathrm{SiO}_{2}$ at $3 \mathrm{mTorr}(60 \mathrm{sccm} \mathrm{Ar})$ for 3105 seconds with 250 W of RF power $\sim 100 \mathrm{~nm}$

Pattern Vias in $\mathrm{SiO}_{2}$

1. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
2. HMDS of \#4 10 minute vapor prime at $150^{\circ} \mathrm{C}$
3. Spin coat AZ4110 at 4000 RPM for 60 seconds
4. Bake on $95^{\circ} \mathrm{C}$ hotplate for 2 minutes
5. Expose photoresist for 30 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
6. Develop in AZ4000K 1:4 for 2.5 to 3 minutes
7. Etch $\mathrm{SiO}_{2}$ in Plasma -Therm Parallel Plate RIE
a. $\mathrm{CHF}_{3} 22.5 \mathrm{SCCM}$
b. $\mathrm{O}_{2} 16 \mathrm{SCCM}$
c. $\quad 100 \mathrm{mTorr}$
d. $100 \mathrm{~W} \operatorname{RF}(\sim 350 \mathrm{~V}$ bias $)$
e. 2.5 minutes
f. Ar 20 SCCM
g. 20 mTorr
h. 20 W RF
i. 30 seconds
8. Rinse with acetone, IPA and dry with $\mathrm{N}_{2}$

Electroplate Solder Bumps

1. Deposit Cu seed layer in CVC
a. Sputter etch sample at $5 \mathrm{mT}(50 \mathrm{SCCM} \mathrm{Ar})$ for 3 minutes at 100 RF power
b. Deposit Ta at $5 \mathrm{mT}(50 \mathrm{SCCM} \mathrm{Ar})$ for 85 seconds at 100 W DC power
c. Deposit Cu 5 mT ( 50 SCCM Ar ) for 155 seconds at 250 W DC power
2. Clean sample with acetone, IPA and $\mathrm{N}_{2}$ dry
3. Spin coat HMDS at 4000 RPM for 30 seconds
4. Spin coat AZ4620 at 1200 RPM for 60 seconds
5. Bake on $115^{\circ} \mathrm{C}$ hotplate for 4 minutes (first minute not in vacuum contact)
6. Spin coat AZ4620 at 1300 RPM for 60 seconds
7. Bake on $115^{\circ} \mathrm{C}$ hotplate for 4 minutes (first minute not in vacuum contact)
8. Let sample sit to rehydrate for 60 minutes
9. Expose photoresist for 3 cycles of 900 seconds with an exposure density of $5 \mathrm{~mW} / \mathrm{cm}^{2}$
10. Let sample sit to rehydrate for 30 minutes
11. Develop in AZ4000K 1:3 for 20 to 25 minutes
12. Descum in Plasma -Therm Parallel Plate RIE
a. $\mathrm{O}_{2} 40 \mathrm{SCCM}$
b. $\quad 100 \mathrm{mT}$
c. 100 W
d. 1 minute
13. Electroplate in Cu plating solution
a. $\quad 93 \mathrm{~mA}$ forward current for 15 ms
b. -0.1 mA reverse current for 1 ms
c. Plate for 100 minutes $\sim 10 \mu \mathrm{~m}$
14. Electroplate in Sn plating solution (Microfab Sn 200)
a. 93 mA forward current for 15 ms
b. -0.1 mA reverse current for 1 ms
c. Plate for 8 minutes $\sim 10 \mu \mathrm{~m}$
15. Strip photoresist in acetone then rinse with IPA and $\mathrm{N}_{2}$ dry
16. Remove seed layer in Commonwealth Scientific Ion Mill (Hazardous)
a. Ar $1.2 \times 10^{-4}$ Torr ( $\sim 4 \mathrm{SCCM}$ )
b. Wait $30+$ minutes for gas pressure to stabilize
c. 10 mA and 500 V
d. When neutralizing current is on -1 mA
e. 15 minutes

## References

[1] M. Rais-Zadeh, J. T. Fox, D. D. Wentzloff, and Y. B. Gianchandani, "Reconfigurable radios: a possible solution to reduce entry costs in wireless phones," Proc. IEEE, vol. 103, no. 3, pp. 438451, 2015.
[2] W. J. Chappell, E. J. Naglich, C. Maxey, and A. C. Guyette, "Putting the radio in 'SoftwareDefined Radio': Hardware developments for adaptable RF systems," Proc. IEEE, vol. 102, pp. 307-320, 2014.
[3] C.-Y. Wen, E. K. Chua, R. Zhao, T. C. Chong, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, and J. Paramesh, "A phase-change via-reconfigurable on-chip inductor," in 2010 International Electron Devices Meeting, 2010, pp. 10.3.1-10.3.4.
[4] C.-Y. Wen, G. Slovin, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, and J. Paramesh, "A PhaseChange Via-Reconfigurable CMOS LC VCO," IEEE Trans. Electron Devices, vol. 60, no. 12, pp. 3979-3988, 2013.
[5] S. Nikolaou, R. Bairavasubramanian, C. Lugo, I. Carrasquillo, D. C. Thompson, G. E. Ponchak, J. Papapolymerou, and M. M. Tentzeris, "Pattern and frequency reconfigurable annular slot antenna using pin diodes," IEEE Trans. Antennas Propag., vol. 54, no. 2, pp. 439-448, 2006.
[6] G. L. Tan, R. E. Mihailovich, J. B. Hacker, J. F. DeNatale, and G. M. Rebeiz, "Low-loss 2- and 4bit TTD MEMS phase shifters based on SP4T switches," IEEE Trans. Microw. Theory Tech., vol. 51, no. 1 II, pp. 297-304, 2003.
[7] H. Okazaki, A. Fukuda, K. Kawai, T. Furuta, and S. Narahashi, "Reconfigurable RF circuits for future band-free mobile terminals," Conf. Proc. Int. Symp. Signals, Syst. Electron., pp. 99-102, 2007.
[8] R. Singh, G. Slovin, M. Xu, A. Khairi, S. Kundu, T. E. Schlesinger, J. A. Bain, and J. Paramesh, "A $3 / 5 \mathrm{GHz}$ Reconfigurable CMOS Low-Noise Amplifier Integrated with a Four-Terminal PhaseChange RF Switch," in 2015 International Electron Devices Meeting, 2015.
[9] G. Rebeiz and J. Muldavin, "RF MEMS Switches and Switch Circuits," Microw. Mag. IEEE, pp. 59-71, 2001.
[10] M. Daneshmand and R. R. Mansour, "Monolithic RF MEMS switch matrix integration," IEEE MTT-S Int. Microw. Symp. Dig., pp. 140-143, 2006.
[11] R. Chan, S. Member, R. Lesnick, D. Becher, and M. Feng, "Low-Actuation Voltage RF MEMS Shunt Switch With Cold Switching Lifetime of Seven Billion Cycles," J. Microelectromechanical Syst., vol. 12, no. 5, pp. 713-719, 2003.
[12] T. Boles, J. Brogle, D. Hoag, and D. Curcio, "AlGaAs PIN diode multi-octave, mmW switches," 2011 IEEE Int. Conf. Microwaves, Commun. Antennas Electron. Syst. COMCAS 2011, 2011.
[13] C. F. Campbell and D. C. Dumka, "Wideband high power GaN on SiC SPDT switch MMICs," in 2010 IEEE MTT-S International Microwave Symposium, 2010, pp. 145-148.
[14] M. Parlak and J. F. Buckwalter, "A 2.5-dB insertion loss, DC-60 GHz CMOS SPDT switch in 45nm SOI," Tech. Dig. - IEEE Compd. Semicond. Integr. Circuit Symp. CSIC, no. c, pp. 5-8, 2011.
[15] N. El-Hinnawy, P. Borodulin, E. B. Jones, B. P. Wagner, M. R. King, J. S. Mason, J. Bain, J. Paramesh, T. E. Schlesinger, R. S. Howell, M. J. Lee, and R. M. Young, "12.5 THz Fco GeTe Inline Phase-Change Switch Technology for Reconfigurable RF and Switching Applications," in 2014 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2014, pp. 1-3.
[16] N. El-Hinnawy, P. Borodulin, B. Wagner, M. R. King, J. S. Mason, E. B. Jones, S. McLaughlin, V. Veliadis, M. Snook, M. E. Sherwin, R. S. Howell, R. M. Young, and M. J. Lee, "A fourterminal, inline, chalcogenide phase-change RF switch using an independent resistive heater for thermal actuation," IEEE Electron Device Lett., vol. 34, no. 10, pp. 1313-1315, 2013.
[17] H. Lo, E. Chua, J. C. Huang, C. C. Tan, C.-Y. Wen, R. Zhao, L. Shi, C. T. Chong, J. Paramesh, T. E. Schlesinger, and J. A. Bain, "Three-Terminal Probe Reconfigurable Phase-Change Material Switches," IEEE Trans. Electron Devices, vol. 57, no. 1, pp. 312-320, Jan. 2010.
[18] S. Ovshinsky, "Reversible electrical switching phenomena in disordered structures," Phys. Rev. Lett., vol. 21, no. 20, 1968.
[19] E. R. Meinders, A. V. Mijiritskii, L. van Pieterson, and M. Wuttig, Optical Data Storage, vol. 25, no. 22. Dordrecht: Springer Netherlands, 2006.
[20] M. Wuttig and N. Yamada, "Phase-change materials for rewriteable data storage.," Nat. Mater., vol. 6, no. 11, pp. 824-32, Nov. 2007.
[21] N. Yamada, M. Takao, and M. Takenaga, "Te-Ge-Sn-Au Phase change recording film for optical disk," SPIE, vol. 695, pp. 79-85, 1986.
[22] T. Ohta, "Phase-change optical memory promotes the DVD optical disk," J. Optoelectron. Adv. Mater., vol. 3, no. 3, pp. 609-626, 2001.
[23] A. Pirovano, A. L. Lacaita, S. Member, A. Benvenuti, F. Pellizzer, and R. Bez, "Electronic Switching in Phase-Change Memories," IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 452459, 2004.
[24] A. R. A. L. Lacaita, "Electrothermal and phase-change dynamics in chalcogenide-based memories," in IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004., 2004, pp. 911-914.
[25] L. Perniola, V. Sousa, A. Fantini, E. Arbaoui, A. Bastard, M. Armand, A. Fargeix, C. Jahan, J.-F. Nodin, A. Persico, D. Blachier, A. Toffoli, S. Loubriat, E. Gourvest, G. Betti Beneventi, H. Feldis, S. Maitrejean, S. Lhostis, A. Roule, O. Cueto, G. Reimbold, L. Poupinet, T. Billon, B. De Salvo, D. Bensahel, P. Mazoyer, R. Annunziata, P. Zuliani, and F. Boulanger, "Electrical Behavior of Phase-Change Memory Cells Based on GeTe," IEEE Electron Device Lett., vol. 31, no. 5, pp. 488-490, May 2010.
[26] H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, "Phase Change Memory," Proc. IEEE, vol. 98, no. 12, pp. 2201-2227, 2010.
[27] A. Fantini, L. Perniola, M. Armand, J. F. Nodin, V. Sousa, A. Persico, J. Cluzel, C. Jahan, S. Maitrejean, S. Lhostis, A. Roule, C. Dressler, G. Reimbold, B. De Salvo, P. Mazoyer, D. Bensahel, and F. Boulanger, "Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices," 2009 IEEE Int. Mem. Work., pp. 1-2, May 2009.
[28] S. K. Bahl and K. L. Chopra, "Amorphous versus Crystalline GeTe Films. III. Electrical Properties and Band Structure," J. Appl. Phys., vol. 41, no. 5, pp. 2196-2212, 1970.
[29] E. K. Chua, L. P. Shi, R. Zhao, K. G. Lim, T. C. Chong, T. E. Schlesinger, and J. A. Bain, "Low resistance, high dynamic range reconfigurable phase change switch for radio frequency applications," Appl. Phys. Lett., vol. 97, no. 18, pp. 95-98, 2010.
[30] Y. Shim, G. Hummel, and M. Rais-Zadeh, "RF switches using phase change materials," in 2013 IEEE 26th International Conference on Micro Electro Mechanical Systems (MEMS), 2013, no. Design 1, pp. 237-240.
[31] D. Mantegazza, D. Ielmini, a. Pirovano, and a. L. Lacaita, "Incomplete Filament Crystallization During Set Operation in PCM Cells," IEEE Electron Device Lett., vol. 31, no. 4, pp. 341-343, Apr. 2010.
[32] F. Xiong, A. D. Liao, D. Estrada, and E. Pop, "Low-power switching of phase-change materials with carbon nanotube electrodes.," Science, vol. 332, no. 6029, pp. 568-70, Apr. 2011.
[33] F. Xiong, M.-H. Bae, Y. Dai, A. D. Liao, A. Behnam, E. a Carrion, S. Hong, D. Ielmini, and E. Pop, "Self-aligned nanotube-nanowire phase change memory.," Nano Lett., vol. 13, no. 2, pp. 464-9, Feb. 2013.
[34] F. Xiong, A. Liao, and E. Pop, "Inducing chalcogenide phase change with ultra-narrow carbon nanotube heaters," Appl. Phys. Lett., vol. 95, no. 24, p. 243103, 2009.
[35] M. Wang, Y. Shim, and M. Rais-Zadeh, "A low-loss directly heated two-port RF phase change switch," IEEE Electron Device Lett., vol. 35, no. 4, pp. 491-493, 2014.
[36] S. Kim, B. Lee, M. Asheghi, F. Hurkx, J. P. Reifenberg, K. E. Goodson, and H. S. P. Wong, "Resistance and threshold switching voltage drift behavior in phase-change memory and their temperature dependence at microsecond time scales studied using a micro-thermal stage," IEEE Trans. Electron Devices, vol. 58, no. 3, pp. 584-592, 2011.
[37] C. Ahn, B. Lee, R. G. D. Jeyasingh, M. Asheghi, G. a. M. Hurkx, K. E. Goodson, and H.-S. Philip Wong, "Crystallization properties and their drift dependence in phase-change memory studied with a micro-thermal stage," J. Appl. Phys., vol. 110, no. 11, p. 114520, 2011.
[38] N. El-Hinnawy, P. Borodulin, B. P. Wagner, M. R. King, J. S. Mason, E. B. Jones, V. Veliadis, R. S. Howell, R. M. Young, and M. J. Lee, "A 7.3 THz Cut-Off Frequency, Inline, Chalcogenide Phase-Change RF Switch Using an Independent Resistive Heater for Thermal Actuation," in 2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2013, pp. 1-4.
[39] S. Raoux and M. Wuttig, Eds., Phase Change Materials: science and applications. Boston, MA: Springer US, 2009.
[40] J. H. Coombs, a. P. J. M. Jongenelis, W. van Es-Spiekman, and B. a J. Jacobs, "Laser-induced crystallization phenomena in GeTe-based alloys. II. Composition dependence of nucleation and growth," J. Appl. Phys., vol. 78, no. 8, pp. 4918-4928, 1995.
[41] M. Chen, K. a. Rubin, and R. W. Barton, "Compound materials for reversible, phase-change optical data storage," Appl. Phys. Lett., vol. 49, no. 9, p. 502, 1986.
[42] G. Bruns, P. Merkelbach, C. Schlockermann, M. Salinga, M. Wuttig, T. D. Happ, J. B. Philipp, and M. Kund, "Nanosecond switching in GeTe phase change memory cells," Appl. Phys. Lett., vol. 95, no. 4, p. 043108, 2009.
[43] S. Raoux, H.-Y. Cheng, M. a. Caldwell, and H.-S. P. Wong, "Crystallization times of Ge-Te phase change materials as a function of composition," Appl. Phys. Lett., vol. 95, no. 7, p. 071910, 2009.
[44] M. R. King, B. P. Wagner, E. B. Jones, N. El-Hinnawy, P. Borodulin, S. R. McLaughlin, J. S. Mason, R. S. Howell, M. J. Lee, and R. M. Young, "Development of cap-free sputtered GeTe films for inline phase change switch based RF circuits," J. Vac. Sci. Technol. B Microelectron. Nanom. Struct., vol. 32, no. 4, p. 041204, 2014.
[45] A. Piccirillo and A. L. Gobbi, "Physical-Electrical Properties of Silicon Nitride Deposited by PECVD on III-V Semiconductors," J. Electrochem. Soc., vol. 137, no. 12, p. 3910, 1990.
[46] A. J. Schmidt, R. Cheaito, and M. Chiesa, "A frequency-domain thermoreflectance method for the characterization of thermal properties," Rev. Sci. Instrum., vol. 80, no. 9, 2009.
[47] K. . Khor, K. . Cheng, L. . Yu, and F. Boey, "Thermal conductivity and dielectric constant of spark plasma sintered aluminum nitride," Mater. Sci. Eng. A, vol. 347, no. 1-2, pp. 300-305, 2003.
[48] S. R. Choi, D. Kim, S. H. Choa, S. H. Lee, and J. K. Kim, "Thermal conductivity of AlN and SiC thin films," Int. J. Thermophys., vol. 27, no. 3, pp. 896-905, 2006.
[49] C. Duquenne, M.-P. Besland, P. Y. Tessier, E. Gautron, Y. Scudeller, and D. Averty, "Thermal conductivity of aluminium nitride thin films prepared by reactive magnetron sputtering," J. Phys. D. Appl. Phys., vol. 45, no. 1, p. 015301, Jan. 2012.
[50] B. C. Gundrum, D. G. Cahill, and R. S. Averback, "Thermal conductance of metal-metal interfaces," Phys. Rev. B - Condens. Matter Mater. Phys., vol. 72, no. 24, pp. 1-5, 2005.
[51] H. K. Lyeo and D. G. Cahill, "Thermal conductance of interfaces between highly dissimilar materials," Phys. Rev. B - Condens. Matter Mater. Phys., vol. 73, no. 14, pp. 1-6, 2006.
[52] C. Kittel, Introduction to Solid State Physics, 8th ed. Hoboken, NJ: Wiley, 2005.
[53] V. Pishchik, L. A. Lytvynov, and E. R. Dobrovinskaya, Sapphire. Boston, MA: Springer US, 2009.
[54] T. Vodenitcharova, L. C. Zhang, I. Zarudi, Y. Yin, H. Domyo, T. Ho, and M. Sato, "The effect of anisotropy on the deformation and fracture of sapphire wafers subjected to thermal shocks," $J$. Mater. Process. Technol., vol. 193, no. 1-3, pp. 52-62, 2007.
[55] A. K. Harman, S. Ninomiya, and S. Adachi, "Optical constants of sapphire (??-A12O3) single crystals," J. Appl. Phys., vol. 76, no. 12, pp. 8032-8036, 1994.
[56] J. Tao, K. Young, N. W. Cheung, and C. Hu, "Electromigration reliability of tungsten and aluminum vias and improvements under AC current stress," IEEE Trans. Electron Devices, vol. 40, no. 8, pp. 1398-1405, 1993.
[57] V. Felmetsger and P. Laptev, "Dual cathode DC-RF and MF-RF coupled S-Guns for reactive sputtering," Vacuum, vol. 74, no. 3-4, pp. 403-408, Jun. 2004.
[58] D. Choi, C. S. Kim, D. Naveh, S. Chung, A. P. Warren, N. T. Nuhfer, M. F. Toney, K. R. Coffey, and K. Barmak, "Electron mean free path of tungsten and the electrical resistivity of epitaxial (110) tungsten films," Phys. Rev. B-Condens. Matter Mater. Phys., vol. 86, no. 4, pp. 1-5, 2012.
[59] D. Choi, M. Moneck, X. Liu, S. J. Oh, C. R. Kagan, K. R. Coffey, and K. Barmak, "Crystallographic anisotropy of the resistivity size effect in single crystal tungsten nanowires.," Sci. Rep., vol. 3, p. 2591, 2013.
[60] S. Sedky, a. Witvrouw, H. Bender, and K. Baert, "Experimental determination of the maximum post-process annealingไntemperature for standard CMOS wafers," IEEE Trans. Electron Devices, vol. 48, no. 2, pp. 377-385, 2001.
[61] a. E. Franke, D. Bilic, D. T. Chang, P. T. Jones, T.-J. King, R. T. Howe, and G. C. Johnson, "Post-CMOS integration of germanium microstructures," Tech. Dig. IEEE Int. MEMS 99 Conf. Twelfth IEEE Int. Conf. Micro Electro Mech. Syst. (Cat. No.99CH36291), pp. 630-637, 1999.
[62] J. S. Faughn and R. A. Serway, College Physics. Pacific Grove, Ca: Thomson Learning Inc, 2003.
[63] S. Raoux, C. Cabral, L. Krusin-Elbaum, J. L. Jordan-Sweet, M. Salinga, A. Madan, and T. Pinto, "Crystallization Characteristics of Ge-Sb Phase Change Materials," MRS Proc., vol. 1160, pp. 1160-H14-07, Jan. 2009.
[64] H. B. Michaelson, "The work function of the elements and its periodicity," J. Appl. Phys., vol. 48, no. 11, pp. 4729-4733, 1977.
[65] R. . Nemutudi and C. . Comrie, "Study of $\mathrm{Pt} / \mathrm{Ge}$ interaction in a lateral diffusion couple by microbeam Rutherford backscattering spectrometry," Thin Solid Films, vol. 358, no. 1-2, pp. 270276, Jan. 2000.
[66] E. K. Chua, L. P. Shi, M. H. Li, R. Zhao, T. C. Chong, T. E. Schlesinger, and J. A. Bain, "Band alignment between GeTe and SiO [sub 2]/metals for characterization of junctions in nonvolatile resistance change elements," Appl. Phys. Lett., vol. 98, no. 23, p. 232104, 2011.
[67] E. K. Chua, R. Zhao, L. P. Shi, T. C. Chong, T. E. Schlesinger, and J. A. Bain, "Effect of metals and annealing on specific contact resistivity of GeTe/metal contacts," Appl. Phys. Lett., vol. 101, no. 1, p. 012107, 2012.
[68] D. Roy, M. a. a. in't Zandt, R. a. M. Wolters, C. E. Timmering, and J. H. Klootwijk, "Contact resistance of TiW to Phase Change Material in the amorphous and crystalline states," 2009 10th Annu. Non-Volatile Mem. Technol. Symp., pp. 12-15, Oct. 2009.

